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Abstract
System-on-Chip (SoC) plays an important role in people’s everyday life. These systems
are often deployed in critical applications, bugs discovered after their deployment in field
can be extremely expensive, resulting in catastrophic loss of company revenues, compromise
of personal and national security, and even human life. Post-silicon debug is a critical com-
ponent of the validation of modern microprocessors and SoC designs. A major challenge in
post-silicon debug is the severely limited observability where only a small number of debug
interface signals are available to observe a vast space of internal executions of SoC designs.
This dissertation addresses the above issues with a post-silicon system-level communication-
centric debug framework for SoC designs. This work considers post-silicon integration de-
bug of SoC designs, which concerns debugging anomalies in executions of communication
protocols among various IPs. It consists of three main concepts: a communication event
selection method guided by system-level protocols, an on-chip communication monitoring
infrastructure, and an o↵-chip trace analysis method specifically accounting for the system-
level protocols. This framework enhances observability, and enables e cient and accurate
reconstruction of the internal executions for SoC designs. This dissertation demonstrates
the framework with experiments on a non-trivial multicore SoC prototype and further shows
that the proposed framework allows for precise interpretation of the SoC behaviors. More-
over, it shows that with only little area overhead, this framework is able to generate rich
debugging information.
Comprehensive and well defined specifications are the foundation of the above trace anal-
ysis framework and many other SoC design activities. However, such specifications are not
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always in a desired form. Modern SoC specifications can be ambiguous, incomplete or even
contain inconsistencies or errors that is common for system-on-chip (SoC) design valida-
tion. This dissertation addresses this problem by developing a message flow specification
mining approach that automatically extracts sequential patterns from SoC transaction-level
traces such that the mined patterns collectively characterize system-level specifications for
SoC designs. This approach exploits long short-term memory (LSTM) networks trained
with the collected SoC execution traces to capture sequential dependencies among various
communication events of those traces. Then, a novel algorithm is developed to e ciently
extract sequential patterns on system-level communications from the trained LSTM models.
Several trace processing techniques are also proposed to enhance the mining accuracy. We
test the proposed approach on simulation traces of a non-trivial multi-core SoC prototype.
Initial results demonstrate that the trained neural network model has a high correct rate on
extracting the implemented specifications of the SoC model.
viii
Chapter 1: Introduction
This chapter briefly reviews the concepts of pre- and post-silicon validation and discusses
the current challenges in post-silicon validation and possible solutions. It also reviews re-
lated works in post-silicon validation and motivates the proposed communication-centric SoC
debug framework, and the specification mining approach in this dissertation.
1.1 SoC Validation - Overview
Computing devices play an important role in our everyday life. Its application expands
from ear buds, smart watches to medical devices. Such devices are generally implemented
through a System-on-Chip design paradigm. An System-on-Chip (SoC) design is typically
constructed by composing a large number of pre-designed hardware or software blocks often
referred to as intellectual properties or IPs that are coordinated through complex protocols
to implement system-level behavior [1]. In general, SoC engineers start the SoC design with
a set of specifications that describe the desired system behaviors and functionalities. Then
they convert the specifications into a transaction level model. This model describes the
system behavior at a very high abstraction level, thus allowing the designers to explore the
architecture of design. After that, designers refine the transaction level model to a register
transfer level (RTL) model. The RTL model captures the cycle accurate behaviors and the
interconnections to input and outputs of the digital circuits on chip [2]. Once the RTL
model is verified, it is then synthesized and mapped onto a gate-level netlist. And finally it
is fabricated on a silicon chip.
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To ensure the correctness of the design, validation is conducted on the system design in
each step of the design process. Here we define validation as an activity to ensure that a
product satisfies its specifications, works in target systems, and meets user expectations [3].
As the design process proceeds, more scenarios can be exercised to find bugs missed in the
previous design phase. At the same time, the complexity of the design increases, making the
controllability and configurability of the system more complex, and it becomes more di cult
to identify and fix bugs, especially in the later stages of the design flow. Over the last decade,
the number and heterogeneity of IPs integrated in an SoC design have continued to grow, and
the trend is towards an even sharper growth gradient as we develop sophisticated systems
targeting complex applications like automotives and Internet-of-Things. Unsurprisingly, this
has led to an increasing count of design bugs [4, 5]. As these systems are often deployed
in critical applications, bugs discovered after their deployment in field can be extremely
expensive, potentially resulting in catastrophic loss of company revenues, compromise of
personal and national security, and even human life [6]. Recent studies have shown that
validation in modern IC development process takes up to 70% of design time and is still
increasing [7]. Consequently, it requires bugs to be found as early as possible to reduce the
cost and time of debugging.
Pre-silicon validation aims to verify the design before it is fabricated on a silicon chip. It
is a very important research topic because the cost of debugging and refining the design is
relatively low compared to changing the design after it is fabricated on the silicon. Pre-silicon
validation techniques include software simulation, emulation using field-programmable gate
arrays (FPGAs), and so on. Simulator is a software program that mimics the behavior of a
design model running in a test environment. To achieve a satisfying verification coverage of
the system, a large number of test vectors need to be generated and applied to the design
under test. As the complexity of the design increases, the space of design behavior grows
exponentially, and more test vectors are needed. The speed of simulation is multiple orders of
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magnitude slower than the speed of the silicon implementation. This is due the reason that
the simulation is executed via software. Therefore, with the limited validation time allowed,
only a limited number of test vectors can be applied, and only a small portion of the design
can be simulated and tested during pre-silicon validation, leading to low coverage [8].
Emulation is another technique used very commonly in pre-silicon validation. It verifies
the system by implementing the design onto FPGAs and runs up to 3 orders of magnitude
faster than simulation. However, the speed of emulation is still much slower than the silicon
implementation. Due to the above limitations, it is impossible for pre-silicon verification to
validate the design with su cient coverage. Thus, it cannot guarantee that the first silicon
is error-free.
Post-silicon validation starts when the first silicon prototype is fabricated, and continues
until the product is released to the market. It makes use of pre-production silicon SoCs to
ensure that the fabricated design works as desired under actual operating conditions with
real software. Since the silicon executes at target clock speed, post-silicon executions are
billions of times faster than simulation and several orders of magnitude faster than emulation.
This makes it possible to explore the design state space deeper and to identify errors missed
during pre-silicon validation. However, post-silicon validation is under aggressive timeline
requirement in order to meet the mass production timeline governed by market economics.
That is, the post-silicon debuggers need to perform high-quality validation within the limited
and fixed timeframe. Any bug escape, or missing of the timeline may cause potential product
recall or even cancellation that causes millions to billions of dollars in revenue.
Post-silicon validation ensures the correctness of a SoC chip in three disciplines: First, it
validates the functionality of the SoC prototype. Second, post-silicon validation checks the
compatibility of the SoC under di↵erent versions and types of operation system. Finally, it
validates the electrical properties of the SoC components and IO pins.
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1.2 Post-Silicon Debug - Challenges and Techniques
Post-silicon debug is very labor-intensive and may take months to finish. It has become
the most time-consuming part (on average 35%) of the circuit development process. This
is because, as ITRS roadmap states, the time to locate the root cause of a problem grows
exponentially with the advances in process technology that produces larger, denser, and more
complex designs [9]. On the other hand, the physical limitation of the silicon implementation
makes it di cult to obtain full observability and configurability of the target chip. Compared
to the emulation or FPGAmodel used for pre-silicon validation, where hundreds or thousands
of signals are available for debugging, in silicon one can only access about a hundred signals
during an execution. A promising technique to gather internal signal information during
post-silicon validation is by inserting a design-for-debug (DfD) component into the system
design. Two of the most commonly used techniques are scan chains and trace bu↵ers. This
dissertation discusses the detailed definitions and debug technologies based on these two
techniques in the following section.
The scan-based techniques reuse the internal scan chains that are placed in the Circuit
Under Debug (CUD). Scan chain was originally designed to increase the controllability and
observability of the system during manufacturing test. It uses the functional pins as scan
pins to load multiple scan chains concurrently to reduce test time [10].
For post-silicon validation purpose, these scan chains are concatenated, where internal
states are loaded and unloaded through a serial interface. When an internal state of the
system is needed during the post-silicon debug process, debuggers can stop the system and
enable scan chains to capture and o✏oad the internal state elements (scan dump). After a
scan dump is finished, the system can be resumed from where it is stopped. In the late 90s,
majority of the debug were conducted with the aid of e-beam probing, needles, dedicated
pins, and scan chains. As the IC became more complex with ever-shrinking size, authors
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Figure 1.1: Structure of an embedded logic analyzer
of [11] point out that the traditional scan chain alone is not enough anymore. They argue
that certain pins are no longer free for scanning due to the multiple metal layer. To address
the above issues, they present a general-purpose debug framework that allows flexibility to
access scan chains through JTAG port.
Another widely used DfD techniques is the trace-based techniques. It is implemented by
using embedded logic analyzers (ELA) with a trace bu↵er. Figure 1.1 shows an example of
the ELA structure. There are four components of an ELA: a control unit, a trigger unit, a
sample unit (trace bu↵er) and an o✏oad unit. The control unit is in charge of all the other
units inside an ELA. The trigger unit monitors a set of trigger signals to detect certain trigger
events and activates the sample unit to start data acquisition. The sample unit contains a
trace bu↵er to record data on selected signals, and the o✏oad unit outputs the data through
low-bandwidth device pins. The amount of data that can be acquired by a trace bu↵er is
limited by two factors below:
• Trace bu↵er width limits the number of observable trace signals.
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• Trace bu↵er depth limits the numbers of samples on the observable trace signals to be
stored.
Despite the wide use of the above two techniques, they have severe limitations. During
post-silicon validation, scan chains can be very useful when the system is deterministic,
allowing CUD to be stopped and resumed from any state of interest. However, modern
systems often include multiple clock domains for power e ciency. When CUD is stopped, it
is very hard to obtain a coherent system state of all clock domains. Moreover, it is di cult
to decide when to stop the CUD as often there is little knowledge about the cause of the bug.
For these reasons, scan chains are not practical for complicated systems. One the other side,
trace bu↵er based techniques o↵er temporal observability compared to scan chains, making
trace analysis possible even when the location of the bug is not known. However, because
of the limitation of the trace bu↵er width, the number of signals that can be observed is
limited. This problem can be mitigated using trace information filtering [9] and compression
techniques [12].
1.3 Communication-Centric SoC Debug
Post-silicon debug is a critical component of the design validation life-cycle for modern
microprocessors and SoC designs. Unfortunately, it is also a highly complex component, per-
formed under aggressive schedules and accounting for more than 35% of the overall design
validation cost. Consequently, it is crucial to develop methods and techniques for streamlin-
ing and automating post-silicon validation activities.
With the increasing complexity of modern SoC designs nowadays, debugging individual
IP blocks by themselves is not enough anymore. The complexity of the SOC increasingly
resides in the interactions among the IP blocks. Errors in these interactions form some of the
most subtle and hard-to-debug errors in validation. This is because, executions in modern
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SoC designs entail significant interleavings of a large number of such protocols, and errors can
occur because of a subtle race condition in a specific interleaving which is di cult to exercise
or repeat [13]. Furthermore, while individual IPs are often reused across products, (resulting
in their core functionality being hardened through multiple validation across products) their
specific integration, — and consequently, the protocols involved in their communications —,
is unique to each individual SoC. This results in unique bugs arising in the communication
component of each SoC, which are hard to isolate, replay, triage, and root-cause. The
situation is particularly exacerbated by the fact that due to partial observability only a
small set of events in the participating protocols can be actually observed in each execution,
making it harder to pinpoint the exact interleaving involved in the execution. Debug must be
conducted at a higher abstraction level where the computation threads and communication
threads interact. Therefore, communications between the IP blocks are the natural focus for
system level debug [14].
This dissertation considers post-silicon integration debug of SoC designs, which concerns
about debugging anomalies in executions of communication protocols among various IPs. A
comprehensive approach is developed to reconstruct the protocol-level communication behav-
ior from the observed silicon traces of SoC designs. It consists of an on-chip communication
monitoring infrastructure, an o↵-chip trace analysis methods, and an observability selection
method. Given a collection of system-level communication protocols and a trace of (partially
observed) hardware signals, this approach infers, with a certain measure of confidence, the
protocol instances (and their interleavings) being exercised by that trace.
1.4 Specification Mining
Another big challenge in SoC verification is that well defined specifications are not always
available in a desired form. This is because writing formal specifications is time-consuming,
and it requires the developers have a comprehensive knowledge on the SoC design. Moreover,
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as the complexity of the SoC design gradually increases, the connection between the origi-
nal specification (from design team) and the system behavior (from implementation team)
becomes imprecise and disjoint. The lack of formal specifications may lead to potential mis-
understandings of the design, and cause unintentional misbehavior to be implemented. It
also hinders the debug process since e↵ective debug requires well-formed comprehensive for-
mal specifications. In order to overcome those challenges, an automatic specification mining
approach is crucial for e↵ective SoC validation.
In the literature, some existing methods [15, 16, 17, 18, 19, 20] allow extracting specifi-
cations from system execution traces. However, they are mainly designed for software, and
cannot be directly applied to SoC designs where multiple protocols are typically executed
concurrently, and only limited observability is allowed to observe the execution traces. To
address those limitations of the existing methods, this dissertation develops a novel specifica-
tion mining framework that is able to account for the concurrent nature of SoC designs, where
execution traces are the results from multiple message flows executed in parallel, and that
the availability of each trace event di↵ers based on the specific architecture design. In this
mining approach, the state-of-art LSTM neural networks, which are e↵ective at capturing
sequential dependencies, are trained with the SoC execution traces. Subsequently, sequential
patterns are automatically extracted from the trained LSTM models, where message flow
specifications can be formed from the mined sequential patterns. This flow specification
collectively characterize system-level specifications for SoC designs, providing foundation for
the proposed trace anlysis approach in this dissertation and many other SoC design activities.
1.5 Contributions
In this dissertation, we present a post-silicon debug framework for SoC designs, as the
key components is shown in Figure 1.2. The overall objective is to reconstruct system-level
communication behavior from partially observed silicon traces. Accurate reconstruction
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Figure 1.2: The communication-centric post-silicon debug framework for SoC designs.
results can o↵er SoC debuggers an abstract and structured view of the internal execution
of an SoC on the system-level protocols. The contributions rest on the developments of
the three key constituent elements cooperating in a single framework. To the best of our
knowledge, the proposed framework is the first comprehensive approach that elevates SoC
debug to the system level guided by system-level protocols.
• The o↵-chip trace analysis method infers possible scenarios about internal executions
of system-level protocols corresponding to an observed silicon trace that is possibly
incomplete and lossy. It is possible that the inferred execution scenarios are incomplete
on certain system-level protocols due to the incomplete and lossy nature of the observed
traces. Therefore, this method also identifies those protocols that need to be focused
for observation in the next debug run.
• The on-chip communication monitoring infrastructure monitors communication links
of interest, detects, and outputs communication events transferred on those links to
enhance observability and assist the e cient and accurate trace analysis. The output
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of this infrastructure is sequences of communication events which are used by the trace
analysis to derive the high level execution scenarios of system-level protocols.
• The communication event selection method chooses a subset of debug-critical events
for more e↵ective observation of a set of system-level protocols identified by debuggers
or by the trace analysis method as described above. This method helps to reduce losses
of the detected communication events caused by the limited bandwidth of the trace
interface. When there are only limited communication events can be outputted, this
method tries to select events are critical to the trace analysis. Such information is used
to configure the monitoring infrastructure so that the critical events are outputted with
higher priority.
In addition, this work propose a novel sequential pattern mining framework that au-
tomatically extracts sequential patterns from inherently concurrent SoC execution traces.
These patterns may be recurrent in individual traces, and repeat themselves in multiple
di↵erent traces. This approach exploits long short-term memory (LSTM) networks trained
with the collected SoC execution traces to capture sequential dependencies among various
communication events of those traces. Then, a novel algorithm is developed to e ciently
extract sequential patterns on system-level communications from the trained LSTM models.
Several trace processing techniques are also proposed to enhance the mining accuracy. We
test the proposed approach on simulation traces of a non-trivial multi-core SoC prototype.
Initial results demonstrate that the trained neural network model has a high correct rate on
extracting the implemented specifications of the SoC model.
1.6 Dissertation Organization
This dissertation is organized as follows. We present a review of previous related work in
Chapter 2. The proposed o↵-chip trace analysis approach is explained in Chapter 3. Chapter
10
4 presents the on-chip communication monitoring infrastructure, and Chapter 5 discusses
the communication event selection method for observability enhancement. To demonstrate
the e ciency of this framework, a series of experiments are conducted and their results
are discussed in Chapter 6. The specification mining approach is presented in Chapter 7.
Chapter 8 summarizes the dissertation, and points out some future directions. All the flow
specifications used in the case studies are given in Appendix.A, B, C and D. Appendix.E
shows the copyright permissions for works used in this dissertation.
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Chapter 2: Previous Work
2.1 Communication-Centric System-Level Debug
The work presented in this dissertation is closely related to communication-centric and
transaction-based debug. An early pioneering work is described in [14], which advocates the
focus on observing activities on the interconnected network among IP blocks and mapping
these activities to transactions for better correlation between computations and commu-
nications. Therefore, the communication transactions, as a result of software execution,
provide an interface between computation and communication, and facilitate system-level
debug. This work is extended in [21, 22, 23, 24]. However, this line of work is focused on
the network-on-chip (NoC) architecture for interconnect using the run/stop debug control
method. In another work [25], a machine-learning-based anomaly detection approach is pro-
posed for post-silicon bug diagnosis. This work involves two steps: it first applies clustering
techniques to all signals within a time step to locate the accurate occurrence of a bug, and
then a second round of clustering-based anomaly detection identifies the responsible bug sig-
nals. While this method achieves bug localization with higher accuracy compared to other
state-of-the-art solutions, there is no discussion regarding which signals are selected for ob-
servation. The approach is conducted with the assumption that the critical signals related
the the failure are observed, which is not likely due to the limited observability.
A similar transaction-based debug approach is presented in [26]. It proposes an auto-
mated extraction of state machines from high-level design models. From an observed failure
trace, it performs backtracking on the transaction-level state machine to derive a set of
transaction traces that lead to the observed failure state. In the subsequent step, bounded
12
model checking with constraints on the internal variables is used to refine the set of trans-
action traces to remove the infeasible traces. This approach requires user inputs to identify
impossible transaction sequences; however, the user may not find the states causing the
failure if the transaction traces leading to the observed failure state are long. Moreover,
backtracking from the observed failure state requires pre-image computation, which can be
computationally expensive. Another transaction-based online debug approach is proposed
in [27] to address these issues. This approach utilizes a transaction debug pattern specifi-
cation language [28] to define properties that transactions should meet. These transaction
properties are checked at runtime by programming debug units in the on-chip debug infras-
tructure, and the system can be stopped shortly after a violation is detected for any one of
these properties. In this sense, it can be viewed as the hardware assertion approach in [29]
elevated to the transaction level.
In [30], a coherent workflow is described where the result from the pre-silicon validation
stage can be carried over to the post-silicon stage to improve e ciency and productivity of
post-silicon debug. This workflow is centered on a repository of system events and simple
transactions defined by architects and IP designers. It spans a wide spectrum of post-
silicon validation, including DFx instrumentation, test generation, coverage, and debug.
The DFx instruments are automatically inserted into the design RTL code driven by the
defined transactions. This instrumentation is optimized for making observable a large set
of events and transactions. Test generation is also optimized to generate only the necessary
but su cient tests to allow all defined transactions to be exercised. Moreover, coverage for
post-silicon validation is defined at the abstract level of events and transactions rather than
the raw signals, and thus can be evaluated more e ciently. In [31], a model at an even
higher-level of abstraction, flows, is proposed. Flows are used to specify more sophisticated
cross-IP transactions such as power management, security, etc., and to facilitate reuse of the
e↵orts of the architectural analysis to check HW/SW implementations.
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2.2 On-Chip Debug Infrastructure
Despite the large amount of work done with on-chip monitoring instrumentation, only
a few of them focus on transaction monitors. Furthermore, among the existing works for
transaction monitoring instrumentation, none is applicable for protocol-guided trace analy-
sis. Lamport [32] proposes an interesting idea to synchronize a system of logical clocks to
obtain a global event order where the partial ordering ”happening before” is extended to
a somewhat arbitrary global ordering. This work is further extended by Gharehbaghi and
Fujita [33] where they apply Lamport’s algorithm into a network-on-chip for post-silicon
validation. To improve the accuracy of extracted order, the local partial ordering is enriched
by considering information from the neighboring tiles. The work in [34] talks about an-
other interesting on-chip monitoring infrastructure targeting at run-stop debugging method.
While this monitor allows observing communication activities at three di↵erent granularities
(e.g., individual data words [elements], whole requests/responses, a whole transaction), it is
primarily designed to control and stop the SoC when certain conditions are triggered; thus,
it is not appropriate for communication-centric debugging. Ciordas et al. [35] proposed the
first monitoring service to provide run-time observability of NoC behavior and supporting
system-level debugging. However, they o↵er no explanation on how the detected events are
outputted for o↵-chip analysis. Several similar works[36, 37] have been conducted to aid
NoC verification.
Gharehbaghi and Fujita [38, 39, 40] introduce an on-chip instrumentation that allows
transaction level message abstraction using formal specifications of the bus communication
protocols. This methodology is highly automated as the on-chip monitor circuit can be
automatically generated using the formal specification of the on-chip buses’ communica-
tion protocols, and its overhead (memory-dominated) is relatively small. They propose to
consider only the start and end of transactions to build the transaction sequence from the
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signal events; as a result, the area overhead is very low since the instrumentation includes
the full communication protocols. The authors also propose an innovative encoding tech-
nique that reduces the address bits to two bits, representing three di↵erent states: SAME,
SEQ, OTHER. These states indicate relationships between two consecutive transactions.
When the state is SAME for a event, it shares the same slave address as the previous event;
SEQ means the current address is one word di↵erent from the previous event; and OTHER
represents any other address relationships. Despite its low area overhead, this method suf-
fers from the inability to detect implementation errors that are not observed. Moreover, it
lacks the ability to check the overall system communication protocols as it only focuses on
communication interface protocols.
Work in [41] proposes another checking solution for microprocessor cores on acceleration
platforms where it compares the outcome of each instruction with an architectural golden
model. An innovative idea proposed is that they decouple the transaction tracing from
transaction checking. This work employs bug models and detection mechanisms that are
specific to microprocessors, hence their extension to general hardware and many-core systems
is not obvious.
The above issue is addressed in [42] where an on-chip instrumentation BiPeD is inserted
for each communication link in the circuit under debug. The BiPed learns the communica-
tion interface’s protocol during pre-silicon stage and reconfigures its detection hardware to
check the learned protocols during the post-silicon validation. Once a bug is detected, the
recent history of observed activity is transferred o↵-chip for analysis. With the recent history
of the protocol-level activity related to detected bug, BiPed provides rich set of debugging
information including bug location, time of occurrence, related critical signals, etc. The
methodology is tested on an industrial-size OpenSPARC T2 design, and is able to provide
intuitive debugging information regarding an observed failure. While BiPed is e↵ective for
detecting and locating many hardware bugs, the quality of the learned protocols depends
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heavily on pre-silicon, where its completeness and correctness cannot be guaranteed. More-
over, the circular bu↵er implemented for each communication interface introduces large area
overhead.
Another promising transaction monitor is proposed in [43, 44, 45]. This series of work
focuses on transaction monitoring on NoC. While the NoC implements specific commu-
nication tra c protocols that are completely di↵erent from traditional bus-centered SoC
communication strategies, they share similar concepts of collecting, compressing, and of-
floading transaction events. The authors present a generic NoC run-time monitoring service
for NoC-based SoCs that provides non-intrusive data capturing and translation, configura-
tion features on-the-run regarding events and attributes, and on-the fly setup to control the
monitoring architecture, with a↵ordable overhead of 15-20% area cost. However, transaction
events collected on each network interface is sent to a monitoring service access point (MSA)
through the NoC system, introducing additional monitoring tra c besides user tra c. As
a result, this causes potential hidden costs of redesigning the NoC to accommodate the
monitoring tra c.
Authors of [45] provide a standard template for monitor instrumentation design to mea-
sure key system parameters in real-time. Even though necessary logics are implemented to
allow certain reconfigurability, such as eliminating unnecessary components; among the six
included components in this template, only two of them, protocol specific front end (data
filtering) and control and status registers (configuring), are relevant for SoC on-chip mon-
itoring instrumentation. Moreover, the overhead reported for this template is nontrivial,
the configuring component takes more 17000 NAND2 equivalent gates, and the PSFE con-
sumes more than 8000 equivalent gates. What’s more, the author failed to discuss how the
monitored transactions should be stored or loaded o↵-chip.
Another work in [46] presents a transaction-based debug infrastructure that through
monitoring, filtering, and a debug network (Debug Unit) can conduct e cient on-chip as-
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sertion checking for online debug and online system recovery. It allows for interactive debug
in which an external debug platform programs the finite state machine for debug units,
and in the meantime, it filters observed activities according to the considered assertions
at each round of debugging. The Debug Unit (DU) includes Local Debug Unit (LDU) for
every two debug monitors, and they are connected through a tree-based network to a top
Central Debug Unit (CDU). Each DU includes a set of relative assertions to be checked at
run-time. When an assertion fails, CDU sends a recovery package containing the error type
and additional information to the erroneous master for e↵ective recovery process. Note that
because the assertion is conducted on each individual DU, two first in first out storing units
are implemented for each of its input to store necessary information. As a result, this work
su↵ers from potential memory overhead due to the numbers of FIFOs needed for each DU.
The authors also failed to discuss possible solutions to potential message-lost situations.
Intel developed the Trace Hub that provides a set of functional blocks to perform full
system debugging [47]. It includes a set of sophisticated hardware blocks that support on-
chip activity monitoring, collecting, storing, and o✏oading. ARM also developed a similar
debug infrastructure CoreSight [48] that addresses the requirement for a multi-processor
debug and trace solution with high bandwidth for entire systems beyond the processor. It
includes a library of modular components and interconnects, a set of architecture discovery
and identification methods to allow for flexible system design, easy inclusion of di↵erentiated
debug/trace functions, and standard implementation of the ARM Debug Interface for debug
tools to work with. This framework includes a tracing macrocell that is designed for non-
intrusive real-time software tracing. Those two debug infrastructures are well known, and
can be found in many industry designs.
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2.3 Trace Signal Selection
Previous work on trace signal selection such as [49, 50, 51, 52] is typically applied to
gate-level design models, and the quality of the results is evaluated by the commonly used
State Restoration Ratio (SRR) metric. SSR calculates the ratios of the overall internal signal
states that can be referred from a set of observed signal. Sai et al. [53] point out that it
is di cult to scale the traditional SRR-based methods to large and complex SoC designs.
They are not suitable for evaluating trace signal quality due to the following reasons:
• SRR treat all signals equally, while some signals are more important than others.
• SRR favors big arrays, which may not be useful for debugging.
• Signals selected at the gate level are often irrelevant to system-level functionalities.
To address the above problems, they propose a new metric assertion coverage and conduct
the signal selection on the level of system-level communication protocols [53]. The asser-
tion coverage measures of a set of selection signals is defined as the the portions of the
predefined assertions can be extracted. In addition, that paper introduces a new signal se-
lection algorithm inspired from Google’s PageRank algorithm [54] which focuses more on
the connectivity of a system. This algorithm starts by creating a direct graph, and for each
instance, passes its weight to its outgoing edges equally. After a number of rounds, each
instance retains a stable weight representing its connectivity. The algorithm selects the top
signals with the highest connectivity. This algorithm can be applied to both netlist and
RTL model. It is the only existing research that raised the abstraction level of signal se-
lection algorithm from gate level to RTL level. While [53] shows significant improvement
compared to traditional gate level signal selection algorithms, its e↵ect is mitigated by the
resource limitation of the on-chip debug infrastructure. The proposed selecting scheme in
[53] is guided by a metric that treats every communication protocol event equally, and it
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failed to consider special events that are critical for a comprehensive interpretation of the
system behavior. Furthermore, the algorithm in [53] requires the interleaving graph of all
flow instances to generate a set of selection. Such a requirement is impractical as itself is
one of the critical information needed to be extracted during post silicon validation.
Authors of [55] also argue that the SRR is not suitable for practical use. Instead, they
propose to conduct signal selection at the system level. That work uses functional coverage
to measure the e↵ect of a set of signals for the system debug. The system level specifications
in this work is represented by an ordered sequence of flow messages. For a set of selected
signals to observe, the functional coverage is defined as the portions of flow messages covered
among the overall messages integrated for all specifications. In addition, this work imple-
ments an automatic signal selection algorithm that finds the set of signals with the optimal
frequency coverage. The proposed algorithm goes through the following steps: First, it takes
a family of protocols and decomposes each messages with multiple data fields into multiple
copies that contain only one data field. It then groups the messages into a subset based
on the communication channel each message belongs to. After that, the algorithm applies
a linear program to the protocol family and find sets of flow messages within the 5% max-
imum frequency coverage. For high-reward solutions, it calculates their heuristic intervals
individually. The heuristic interval indicates the quality of the spacing of a set of selected
signals and it measures the average number of messages in each gap. The selection with the
smaller interval value is always preferred. Finally, it selects the optimal solution considering
both frequency coverage and interval values.
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Chapter 3: Message Flow Guided Trace Analysis
In this chapter, we describe a trace analysis method in which the observed signal traces
are interpreted with respect to system-level protocol specifications. In general, the trace
analysis can o↵er debuggers an abstract and structured view of internal executions of the
SoC in terms of communication transactions among the IP blocks of the SoC.
3.1 Message Flow Specifications
In engineering field, there are two approaches to representing the system protocols: infor-
mal and formal representations. Informal representation is human friendly and uses common
graphical notation for better understandability and easier communication with the client.
The formal representation, on the other hand, is designed to be machine friendly. It is
usually built on strong mathematical notations and proofs for more automated verification
purpose.
System development usually needs to create protocol in both formal and informal for-
mats. At the beginning of the product development cycle, system designers create the
specification in graphical (informal) form, providing good understandability while still in a
standard graphical manner. After the design is finalized, specifications in formal format are
developed for verification purpose. Usually they require manual translation from an infor-
Part of this chapter was published in ISQED [56]: Zheng, Hao, Yuting Cao, Sandip Ray, and Jin Yang.
”Protocol-guided analysis of post-silicon traces under limited observability.” In 2016 17th International
Symposium on Quality Electronic Design (ISQED), pp. 301-306. IEEE, 2016. Part of this chapter was
published in ICCD [57]: Cao, Yuting, Hao Zheng, Hernan Palombo, Sandip Ray, and Jin Yang. ”A post-
silicon trace analysis approach for system-on-chip protocol debug.” In 2017 IEEE International Conference
on Computer Design (ICCD), pp. 177-184. IEEE, 2017.Permissions are included in Appendix B.
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mal description to a formal description, which consumes large amount of time and e↵orts
as modern system involves massive amount of complicated specifications. [58] introduces a
tool that translates live sequence chart into colored petri-nets that can be used to speed up
the translation process.
An SoC design involves integration of numbers of IPs that communicate through complex
protocols. Such system level protocols are typically specified in architecture documents
as message flow diagrams. In this dissertation, we use the words “protocol” and “flow”
interchangeably.
Fig. 8. A combination of Fa and Ful with the counterexample
(1, 2, 3, 4, 5, 2 , 3, 1¯, 4, 6, 5, 7, 8) that requires CE to execute out-of-order.
Fig. 9. A protocol for Device that executes from local memory LM . Attack:
(1, 2, 3, 2, 3, 4, 5, 6, 4, 8, 2¯ , 3¯, 6, 9).
connect tasks of the same agent. The English text in tasks
is pseudocode; let us assume that it can be readily expressed
as code that takes the form of a conditional assignment: if
a condition (boolean expression) is true then a sequence of
assignments is to be executed. We will refer to variables
occuring in task conditions and assignments as !ow variables.
Let us assume that initial values of all !ow variables are given
as part of the de"nition of F , that every !ow variable may
belong to a unique agent, and that the reset task for any speci"c
agent assigns variables that belong to it to their initial values.
We assume that dynamic access control can be expressed
by means of !ow variables. Abstracting the exact mechanism,
let us just postulate that for every agent A and every !ow
variable x there exist predicates “A can read x” and “A can
write x” written in terms of !ow variables.
Tasks of a !ow can be partitioned into control !ow graphs
(cfg). By de"nition, two tasks are in the same cfg iff they can
be connected by a path of control edges only. Clearly, each cfg
belongs to a unique agent. For simplicity, let us assume that
(1) every cfg has at most one task with an incoming message
(cfg’s start task); (2) every cfg executes deterministically; and
(3) there is exactly one !ow start task that has no incoming
edges.
For example, in the !ow Faul, we see nine tasks distributed
over the three agents, two control edges, and six messages. The
!ow variables are SM , IM , active , and lock IM . Tasks 1 and
2 form one cfg; tasks 7 and 8 form another; all other tasks are
one-vertex cfgs.
B. The system described by a !ow
Given a !ow F , let us now describe how to generate from
it a transition system S. We will de"ne S in a standard fashion
by (1) a set of state variables; (2) initial conditions; and (3)
transition rules in the guard-action format, where the guard
is a boolean expression over state variables and the action
is an assignment to state variables. The system S executes
non-deterministically starting from initial states. A transition
s! s  is possible iff there exists a transition rule whose guard
is true in s and whose action when applied to s produces s .
By de"nition, the state variables of S are all the !ow
variables, together with
- a sequence Q of messages, each paired with its status,
which can take three values: f , t, e
- a subset L of the set of all control edges of F
The sequence (“queue”) Q represents messages currently
“in-!ight” and the status values f , t, e stand for “in fabric”, “at
target” (received by target agent), and “enabled” (executable by
target agent). The set L represents the current set of program
locations or control points in the usual sense.
By de"nition, initial conditions are: L is the empty set; Q
is the empty sequence; every !ow variable has its initial value.
Stipulating that agents execute tasks atomically, we gener-
ate a transition rule   of S for every task t of F . Recall that t
is of the form “if c then a”, where c is boolean expression
and a is a sequence of assignments. The access condition of t
is by de"nition the conjunction of predicates “A can read x”
and “A can write y”, where A is the agent that contains t; the
conjunction is taken over all variables x that need to be read
in order to do the assignemts a, and for all variables y that
need to be written in a.
We de"ne the guard of   to be the condition c conjuncted
with the access condition of t and further conjuncted with a
disjunction of trigger conditions
- e 2 L
- Q contains message m with status e
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Figure 3.1: A graphical representation of a SoC firmware load protocol.
Figure 3.1 shows a protocol example that authenticates and loads a firmware during
system boot for firmware upgrade in Business Process Model and Notation (BPMN). BPMN
is a standard for business process modeling that provides a graphical notation for specifying
business processes in a Business Process Diagram (BPD), based on a flowcharting technique
very similar to activity diagrams from Unified Modeling Language (UML) [2].
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To start this protocol, the Driver resets Device and copies the needed firmware to a place
in System Memory (SM) and notices the Device to load it. With the location of firmware
provided from Driver, Device can retrieve firmware to Isolated Memory (IM) and send the
message Auth req to Crypto-engine (CE), providing the location of the copied firmware,
and asking for authentication. After verifying signature of firmware in IM, CE replies with
PASS/FAIL status (sts). Upon receiving the PASS sts such that sts = PASS, the Device
sends report message to Driver and acknowledgement message to CE and then jumps to the
firmware from Local Memory (LM).
The BPMN format used here is a very detailed format, and it is mostly used in business
field. A more commonly used graphical format in computer engineering field is sequence dia-
grams. It represents a life cycle of an IP and the interactions between the IPs implemented in
a SoC deisng. Commonly used sequence diagrams include UML sequence diagrams, message
sequence diagrams and live sequence charts [58].
Figure 3.2: Protocol in Figure 3.1 represented in graphical live sequence chart.
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Figure 3.2 shows the live sequence chart representation of the protocol in Figure 3.1. In
this graph, we can clearly see that the relative time and contents of communications among
components are omitted. Unlike the BPMN format in Figure 3.1, sequence diagrams is more
abstract as the internal activities of components are not shown.
This dissertation focuses on algorithmic analysis of system behavior. Therefore, only
a formal representation with rigorous semantics, methods and tools for analysis is needed.
Such representation selected by this dissertation is the Labeled Petri-Nets (LPN).
A LPN is a formalization of state transition system behavior and it is capable of describing
sequencing, concurrency, and choices. Compared with sequence diagrams, LPNs are more
machine friendly, and can be analyzed using mathematical techniques and tools. Formally,
an LPN representation for a flow is a tuple (P, T, s0, E, L) where:
• P stands for a finite set of places,
• T stands for a finite set of transitions,
• s0 ✓ P stands for the initial marking.
• E stands for a finite set of events.
• L : T ! E stands for a labeling function that maps each transition t 2 T to an event
e 2 E.
As for each transition t 2 T , its preset, denoted as •t ✓ P , is the set of places connected
to t; And its postset, denoted as t• ✓ P , is the set of places that t is connected to. A marking
of a LPN is a set of places marked with tokens. There are two special states associated with
each flow: s0 ✓ P is the set of initially marked states, also referred to as the initial state;
s? ✓ P is the set of end states not going to any transitions. Each flow is associated with
one start and several end events. An event e 2 E is a start event if e = L(t) and •t ✓ s0.
An event e 2 E is an end event if e = L(t) and t• ✓ s?. In Figure 3.3, s0 = {p1}, and
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s? = {p6, p7}. Its start event is t1, and its end event is the one labeled for transitions t4 and
t5. The occurrence of a start event indicates the beginning of a flow execution, while the
occurrence of an end event indicates the completion of a flow execution.
The communication protocol shown in Figure 3.1 is represented by the LPN shown in
Figure 3.3. This format, compared with sequence diagrams, is even more abstract. It removes
all the structure information from a system, and represents only communication activities
among the components.
Figure 3.3: LPN formalization of protocol in Figure 3.1
In this and the following figures for LPNs, the labeled circles denote places, and the
labeled boxes denote transitions. Each transition is labeled with its name and the associated
event. Each event is a tuple (src, dest, cmd, {data field}) where cmd is a command sent
from a source component src to a destination component dest, and data filed represents
the payload information carried by the event. It can be addr that carries the memory address
at the target block where cmd is applied, or other information such as sequence ID and tag
to identify an event. The information defining an event can be classified as static including
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src, dest and cmd; as well as dynamic including various data fields which are generated
during SoC execution.
The operational semantics of a LPN is defined by transition executions. A transition can
be executed after it is enabled. A transition t 2 T is enabled in a state s if every place in its
preset is included in s, i.e. •t ✓ s. The set of enabled transactions in state si is denoted as
enabled(si). Execution of t ✓ enable(s) results in a new state s0 such that
s0 = (s  •t) [ t • .
Let s0 = t(s) denote the new state s0 after t is executed in s. When t is executed, the
labeled e is emitted. Therefore, a sequence of transaction execution
t0 t1 t2 .....ti ...
results in a sequence of events
e0 e1 e2 .....ei ..., such that 8i   0, ei = L(si)
As a result, information exchanges among components in a design can be modeled by se-
quences of LPN transition executions. Execution of a flow completes if its s? is reached.
An execution of a flow F is a sequence of events (e0, e1, . . . , en) such that there is a
sequence of transition firings (t0, t1, . . . , tn) of F where the following conditions hold.
• 80  i  n, ei = L(ti),
• 80 < i  n, •ti ✓ ti 1•,
• s0 ✓ •t0, and tn• ✓ s?.
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The definition above indicates that an execution of F is the results of a sequence of transition
firings from the initial state to the end state where transition ti is causally dependent on ti 1.
For example, the flow in Figure 3.3 has two executions: {t1, t2, t3, t4}, and {t1, t2, t3, t5}. Note
that the transition numbers are used to represent events in the example above for simplicity.
During an execution of a SoC design, instances of flows ~F that it implements are executed.
Suppose that the set of flow instances executed is {Fi,j | Fi 2 ~F}. The SoC execution yields
a trace ⇢
⇢ = (E0, E1, . . . , En)
where Ei = {ei,0, ...ei,k} is a set of events executed at time i, and ei,⇤ 2
S
Ei,j for every
ei,⇤ 2 Ei.
Intuitively, an SoC execution trace is the result of multiple flow instances executed in an
parallel nature. It is a sequence of sets of events where orderings of events in the same set
of a trace are indistinguishable. Given a trace ⇢ and two events ei and ej, we define ei < ej
if ei 2 Ei, ej 2 Ej, and i < j. This notation is naturally extended to sequences of events.
3.2 Trace Analysis
In a typical validation setting, the SoC is executed in a test environment until it is
terminated by the test environment or the system crashes due to a failure. During the
execution, a trace on a small number of observable signals is streamed o↵ the chip for
debugging. The o↵-chip analysis includes two broad phases:
• Trace abstraction that translates signal traces into flow traces
• Trace interpretation that maps flow traces into flow execution scenarios
Trace abstraction maps a signal trace into higher-level architectural constructs, e.g., mes-
sages, operations, etc. A message such as Authorization request may be implemented
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in hardware through a Boolean or temporal combination of specific hardware signals in the
NoC fabric between Device and CE, e.g., as a sequence containing a header, a specific value
of a sequence of data words, etc. We refer to such architectural constructs as protocol events
or flow events. Note that due to limited observability, it may not be possible to map events
on a given set of (observed) hardware signals uniquely to a flow event. Finally, a signal trace
may be a result from several instances of the same protocol executing concurrently, e.g., a
firmware authentication protocol may be invoked when another instance of the protocol has
not completed.
Trace interpretation entails mapping a sequence of flow events created during trace ab-
straction to message flows in order to identify the set of flow instances (and their inter-
leavings) responsible for creating the observed behavior. The trace interpretation takes a
finite trace of flow events resulting from the trace abstraction and a set of system flows in
LPNs ~F , and it generates a set of possible system flow execution scenarios, which is defined
below. A flow execution scenario indicates that at a certain point of SoC execution, what
types of flows and the number of instances of a particular flow are activated as well as their
corresponding current states.
The observed traces may help to identify problems in the message flows, e.g., an inter-
leaving of some protocol executions may lead to an unexpected message being sent or cause
the system to crash. More commonly, one finds a bug in the implementation of the flows, i.e.,
a trace inconsistent with any possible interleaving of the flow executions. Identifying these
problems involves significant human expertise, and can often take days to weeks of e↵orts.
The trace analysis method and algorithm presented in this chapter intends to address that
hurdle.
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3.2.1 Flow Execution Scenarios
A flow execution scenario represents a system state during system execution abstracted
on system flow specifications. Let the set of system flows in LPN donate ~F . A flow execution
scenario can be viewed as a state of system execution abstracted wrt system flows, and it is
defined as
{(Fi,j, si,j, start i,j, end i,j) | Fi 2 F}
where Fi,j is the jth instance of flow Fi, si,j is used by the trace analysis to keep track
of the current state of Fi, j when an observed trace is interpreted. start i,j and end i,j are
two indices representing relative time when Fi,j is initiated and completed. The ordering
relations can be derived by comparing their start and end indices. For example, for two flow
instances in an execution scenario: (Fu,v, su,v, startu,v, endu,v) and (Fx,y, sx,y, startx,y, endx,y),
Fu,v is initiated before Fx,y if startu,v < startx,y, or Fx,y is initiated after Fu,v is completed if
endu,v < startx,y.
Based on di↵erent levels of information captured, this dissertation classifies flow execution
scenarios as follows:
• Type-1 execution scenarios capture the number of instances of each flow specification
initiated from a silicon trace, and their relative orderings of initiations.
• Type-2 execution scenarios, on top of what is captured by Type-1 scenarios, capture
completion of each flow instance. This additional information can be used to identify
potential problems if there is any flow instance that is not completed. Furthermore,
Type-2 execution scenarios capture the relative orderings among all flow instances as
described above.
• Type-3 execution scenarios, on top of what is captured by Type-2 scenarios, capture
information on execution paths followed by individual flow instances. This information
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can provide a means for debuggers to have a detailed examination on how each flow
instance is executed. These di↵erent execution scenarios can be used to provide di↵er-
ent views of system execution, from coarse-grained to more detailed ones, at di↵erent
stages of debug.
3.2.2 Algorithm
For pedagogical reasons, here we assume full observability of all hardware signals is
involved in the flow events. In the next section we will extend the approach to consider
partial observability. Let
accept(Fi,j, si,j, e) =
8>><>>:
s0i,j if 9t, t 2 enabled(si,j) ^ (L(t) = e) ^ (s0i,j = t(si,j))
; otherwise
be a function to decide if event e can be admitted by flow instance Fi,j in state si,j or not.
The function returns the corresponding new state if event e can be admitted, otherwise it
returns ;. This function is used in the trace analysis algorithm later in this chapter.
Given an observed trace ⇢, the goal of trace interpretation is to construct a set of can-
didate flow execution scenarios whose execution can create the sequence of events in ⇢. In
other words, ⇢ is the result of executing the flow instances in those execution scenarios by
following the corresponding LPN operational semantics starting from their initial states.
If every event in ⇢ is successfully mapped to some flow instance, we can say that ⇢
is compliant with the given protocol specifications. When this happens, the algorithm
returns a set of flow execution scenarios. On the other hand, inconsistent events may also
be encountered. An event eh is inconsistent if for each flow execution scenario scen, the
following two conditions hold:
• For each (Fi,j, si,j) 2 scen, accept(Fi,j, si,j, eh) = ;, and
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• For each Fi 2 ~F , accept(Fi, init i, eh) = ;.
The inconsistent event eh is the one produced by SoC execution but cannot be mapped
to any flow instances no matter how the trace prior to event eh is interpreted. Inconsistent
events may indicate possible causes of observed system failures. When the analysis algorithm
finds an inconsistent event, it returns the set of partially derived execution scenarios along
with the discovered inconsistent event eh.
Considering an observed flow trace ⇢ and the set ~F of system protocol specifications,
Algorithm. 1 describes a basic procedure for computing a set of compliant flow execution
scenarios. The algorithm operates by keeping track (in variable Scen) of a set of candidate
flow execution scenarios compliant with each prefix of ⇢. At each iteration, for each event eh
in the observed trace, the algorithm updates Scen by either updating the state of a member
of scen or initiating a new flow instance for each scen 2 Scen with respect to eh in every
possible way. If eh cannot be accepted by any existing or new flow instances in Scen, this
indicates that trace ⇢ is inconsistent with Scen. If event eh is inconsistent with all existing
execution scenarios, then the algorithm reports that the trace is inconsistent with Scen.
Given a trace of flow events ⇢ = e1e2 . . . en, the trace interpretation algorithm starts with
an empty set of flow execution scenario Scen = ;. Then, for each eh 2 El where 1  l  n
start withl = 1, and for each scen 2 Scen, the following two steps are performed.
• Step 1 For each (Fi,j, si,j) 2 scen, if accept(Fi,j, si,j, eh) = s0i,j, create a new scenario
scen 0 = (scen   (Fi,j, si,j)) [ {(Fi,j, s0i,j)}, which is added into Scen 0.
• Step 2 For each Fi 2 ~F , create a new instance Fi,j+1. If accept(Fi,j+1, init i,j+1, eh) =
s0i,j+1, create a new scenario scen
0 = scen [ {(Fi,j+1, s0i,j+1)}, which is added into Scen 0.
After eh is processed, Scen = Scen0, and the two steps above repeat for the next event eh+1.
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Algorithm 1: Check-Compliance(~F , ⇢)
1 Create an empty scenario scen
2 Scen = {scen}
3 foreach eh 2 El, 1  l  n do
4 found  true
5 Scen0 = ;
6 foreach scen 2 Scen do
7 foreach (Fi,j, si,j) 2 scen do
8 s0i,j  accept(Fi,j, si,j, eh)
9 if s0i,j 6= ; then
10 Let scen0 be a copy of scen
11 scen 0  scen 0   (Fi,j, si,j)) [ (Fi,j, s0i,j)
12 Scen 0  scen 0 [ Scen 0
13 found  false
14 end
15 end
16 foreach Fi 2 ~F do
17 create a new instance Fi,j+1
18 s0i,j+1  accept(Fi,j+1, init i,j+1, eh)
19 if s0i,j+1 6= ; then
20 Let scen0 be a copy of scen
21 scen 0  scen 0 [ (Fi,j+1, s0i,j+1)
22 Scen 0  scen 0 [ Scen 0
23 found  false
24 end
25 end
26 end
27 if found == true then
28 return {Scen, eh}
29 end
30 Scen = Scen0
31 end
32 return {Scen, ✏}
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Based on the discussion above, the trace interpretation algorithm generates two possible
results:
• {Scen, ✏} when ⇢ is compliant with the flow specification ~F .
Scen is a set of flow execution scenarios, each of which is derived from the observed
trace, and ✏ is an empty event indicating non-existence of inconsistent events.
• {Scen, eh} when inconsistent event occurs.
Scen is a set of partially derived scenarios and eh is the corresponding inconsistent
event. This result provides valuable information for debuggers to root cause system
failures.
3.2.3 Illustration
To illustrate the basic idea of the trace analysis algorithm, consider the message flow
shown in Figure 3.3. Let F1 denote such flow. Suppose that the following sequence of flow
events is abstracted from an observed flow trace:
t1 t2 t1 t2 t3 t3 t4 t5 t5 t4 . . . (3.1)
This trace is interpreted from the first event to the last in order to derive all possible
flow execution scenarios. Here transition names in the LPN are used to represent the flow
events in the trace. At the beginning, event t1 is processed first. According to the flow
specification F1, we know that one instance of such flow F1, F1,1, is activated by the SUD as
accept(F1,1, init1, t1) = p2 where {p1} is the initial state of F1. The flow execution scenario
after interpreting the first event t1 is {(F1,1, {p2})}.
Next, the second t2 is interpreted. This event is accepted by F1,1 as accept(F1,1, p2, t2) =
p3. Next event t1 activates another instance of flow F1, F1,2. And event t2 after that can be
32
accepted by F1,2, resulting in the following flow execution scenario:
{(F1,1, {p3}), (F1,2, {p3})}.
For the fifth event t3, it can be accepted by both F1,1 and F1,2. Therefore, two execution
scenarios can be derived as showed below.
{(F1,1, {p4, p5}), (F1,2, {p3})}
{(F1,1, {p3}), (F1,2, {p4, p5})}.
After handing the following event t3, the above two execution scenarios are reduced to the
one as shown below.
{(F1,1, {p4, p5}), (F1,2, {p4, p5})}.
After processing the next event t4, the two execution scenarios below can be derived:
{(F1,1, {p6, p5}), (F1,2, {p4, p5})}
{(F1,1, {p4, p5}), (F1,2, {p6, p5})}.
Next, processing the following eventt5 leads to execution scenarios derived from those shown
above :
{(F1,1, {p6, p7}), (F1,2, {p4, p5})}
{(F1,1, {p4, p7}), (F1,2, {p6, p5})}
{(F1,1, {p6, p5}), (F1,2, {p4, p7})}
{(F1,1, {p4, p5}), (F1,2, {p6, p7})}.
Similarly, next event t5 reduces the execution scenarios above to the following ones:
{(F1,1, {p6, p7}), (F1,2, {p4, p7})}
{(F1,1, {p4, p7}), (F1,2, {p6, p7})}.
(3.2)
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Eventually, after handling the last event t4 the execution scenario below is derived.
{(F1,1, {p6, p7}), (F1,2, {p6, p7})}
In this example all flow events are successful mapped and every flow scenario reached its
end state. The result shows that two instances of the firmware loading flow are activated
during the system run and finished correctly. While no error happens during the analysis
process, debuggers can use this result to check if the numbers of flow instances are correct
compared to the expected data extracted from verified simulation. This process involves
checking types of flow specifications activated and numbers of instances of each flow. More-
over, depending on the correlation between the flows, together with extracted orders of flow
instances, debugger can judge if the system functions correctly.
Now suppose that system generate a sequence of events same as the previous one in (3.1)
except that the last event is t3 instead of t4. The new trace is showed below:
t1 t2 t1 t2 t3 t3 t4 t5 t5 t3 . . .
The same execution scenario as in (3.2) are derived after the first nine elements are handled:
{(F1,1, {p6, p7}), (F1,2, {p4, p7})}
{(F1,1, {p4, p7}), (F1,2, {p6, p7})}.
However, neither of these two existing scenarios can accept t3. Furthermore, because no new
flow instances can be created such that t3 can be accepted in the initial states. Therefore t3
is regarded as an inconsistent event.
When an inconsistent event is found, debuggers can make use of the current partially
derived scenarios and the inconsistent flow event to identify possible causes and the potential
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faulty components in the system. Based on this information, debuggers can select a new
set of observable signals in order to better understand the activities around the suspicious
components in a new SoC execution. The new observed traces can help debuggers better
understand the problem, and may eventually lead to locating the root cause of the problem.
3.3 Dealing with Partial Observability
In SoC where the given system flow specification is implemented, a flow event is typically
implemented as an event or a sequence of events on a set of hardware signals. Therefore,
a mapping function that can translate a sequence of set of signal events to flow events is
needed. However, an SoC usually contains tens of millions of signals, and it is impossible to
observe every signals on the chip interface. As a result, the previous basic algorithm must
account for the case where signal traces are obtained under partial observability.
In this section, the trace analysis algorithm is extended to deal with signal traces of
partial observability. Hereafter, the term flow traces is used to refer to traces of flow events,
and signal traces refers to traces of signal events observed from system execution.
3.3.1 Message Flow Guided Trace Abstraction
A signal event is defined as a state on or an assignment to a set of signals. In general,
a signal trace of partial observability is a sequence of signal events such that the values of
non-observable signals are unknown. In this case, all possible values of those signals need to
be considered for every signal event during trace analysis. Thus we can say that one partially
observed signal trace can be mapped to a set of fully observed signal traces.
Consider the following example for mapping individual signal events to flow events. Sup-
pose there are three flow events: e1, e2, and e3, which are implemented in hardware by the
signal events shown in the list below. We use Boolean expressions to represent signal events
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for the discussion.
e1 : abc
e2 : a¯bc
e3 : ab¯c
In addition, assuming that only signals b and c are observable, we obtain the following trace:
⇢ = {bc} {bc} {b¯c}
Since a is not observable, both possible assignments to a need to be considered when these
signal events are mapped to flow events.
The first and second signal events bc, can be mapped to possible signal events with both
values of a assigned: abc, a¯bc. The first signal event abc can be mapped to e1. While a¯bc
can be mapped to e2. Therefore, signal event bc with a’s value unknown can be mapped
to {e1, e2}. Similarly, the third signal event b¯c can be mapped to ab¯c and a¯b¯c, respectively.
In this case ab¯c is mapped to e3. On the other hand, a¯b¯c cannot be mapped to any flow
event, therefore, this interpretation of signal a is invalid, and is ignored. Based on the above
discussion, this signal trace ⇢ is abstracted to four possible flow traces:
{e1, e2}⇥ {e1, e2}⇥ {e3}.
Next, we consider the more general case where a flow event is implemented by a sequence
of signal events to model a transaction that takes a number of signal events to accomplish.
For example, a flow event that represents a message sent from component A to component
B following a handshake protocol consists of the following two steps:
(1) Component A sets the valid bit to 1 together with the command,
(2) Component B sets the acknowledgement signal to 1.
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Algorithm 2: Map(⇢, h, F low Map)
1 Result = ;
2 pref = ✏
3 foreach i 2 0...min(Max  1, |⇢|  1  h) do
4 pref = ⇢[h, h+ i]
5 foreach (e,  ) 2 Flow Map do
6 if |pref | == | | then
7 if   ) pref then
8 Result = Result [ (e, h+ i+ 1)
9 end
10 end
11 end
12 end
13 return Result
Mapping a sequence of signal events to a flow event is more precisely described in function
Map(⇢, h, F low Map), and its pseudocode is shown in Algorithm 2. This function takes the
following inputs: signal trace ⇢, index of next signal event h in ⇢, and the mapping table
Flow Map between flow events and signal events. It returns a set of pairs (e, h0) where h0 is
the position of the next signal event to be considered and e is a flow event mapped from the
segment of ⇢ starting from signal event at index h to the signal event at h0  1. Index i used
in line 3 indicates the distance of last event of the prefix pref relative to the starting event
at index h, and Max is the length of the longest sequence of signal events that implement a
flow event as defined in Flow Map.
Once the mapping function is called, all segments of ⇢ of increasing length from 1 to
Max or |⇢|   h (when the last signal event of ⇢ is reached) from the signal event at index
h (expressed as pref = ⇢[h, h + i]) are considered. All possible pref s are compared with
  in each instance (e,  ) in Flow Map where e is a flow event and   is the corresponding
sequence of fully observed signal events. Due to the limitation of post-silicon validation, the
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signal events in pref are under partial observability. And for each partially observed signal
event, a set of fully observed signal events can be obtained by considering all possible values
of the unobservable signals. Therefore, a single pref can represent a set of sequences of fully
observed signal events. To compare the pref with  , we use   ) pref to represent the
successful mapping that   is included in the set of sequences of fully observed signal events
represented by pref . More specifically,   ) pref is defined below.
8i 2 [0...| |],  [i]) pref [i]
To illustrate this algorithm, we assume that two flow events are implemented by two
sequences of signal events as defined in the Flow Map below.
Flow Map
e4 : {abc} {a¯bc}
e5 : {abc} {abc} {abc} {a¯bc}
Again, assume that a is not observable, and suppose that an observed trace ⇢ on signals
b and c is obtained as shown in (3.3).
⇢ = {bc} {bc} {bc} {bc} (3.3)
The given mapping relationship Flow Map between the flow events and the signal events
shows the length of a signal trace for a flow event is either 2 or 4, hence the value of Max
is 4 in this example. The function takes ⇢, F low Map and h with value set to 0 as input.
Start with the first sequence of signal events pref with ⇢[h, h + 0] = bc, it cannot be
matched to e4 or e5. Next, consider sequence ⇢[h, h+ 1] = bc bc, by looking up the mapping
table Flow Map, this sequence can be mapped to e4 where its corresponding signal events
  = abc a¯bc is included in the set of sequences of fully observed signal events represented
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by ⇢[h, h + 1]. As a result, (e4, 2) is added to the Result. In the next step, sequence
pref = bc bc bc cannot be mapped to any flow event. Finally, a new pref = bc bc bc bc is
generated, and is mapped toe5, therefore (e5, 4) is added to the Result. Subsequently, the
function terminates and returns the set of pairs:
{(e4, 2), (e5, 4)}
As the pair (e5, 4) reaches the end of the signal trace ⇢, there is no more signal event to
be considered. For (e4, 2), the mapping function is applied to the same ⇢ and Flow Map
with index h changed to 2, and it returns the set of pairs {(e4, 4)}. After combining the
previous results, two flow traces are derived from ⇢ as shown below.
{e4 e4, e5}
3.3.2 Generalized Trace Interpretation
As shown in the previous section, more than one flow trace can be derived from a signal
trace observed under partial observability. Each of the derived flow trace is very long and
thus requires a lot of e↵ort to interpret. Moreover, the number of flow traces can grow
exponentially as the system complexity increases, and the number of observed signals remains
limited. For the above reasons, the analysis time for the large number of flow traces can be
impractical. To address this issue, our proposed work combines trace abstraction with trace
interpretation into a new generalized algorithm as it is presented next in Algorithm 4.
This generalized algorithm takes two inputs: ~F that contains a set of message flow
specifications and a signal trace ⇢. Instead of abstracting a set of flow traces from the signal
trace ⇢ and apply Algorithm 1 on each of the flow trace, this generalized algorithm tries
to apply the analysis algorithm each time a new flow event is abstracted from the signal
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Algorithm 3: Flow Analysis(~F , Scen, e)
1 Scen0 = ;
2 foreach scen 2 Scen do
3 foreach (Fi,j, si,j) 2 scen do
4 s0i,j  accept(Fi,j, si,j, e)
5 if s0i,j 6= ; then
6 Let scen0 be a copy of scen
7 scen 0  (scen 0   (Fi,j, si,j)) [ (Fi,j, s0i,j)
8 Scen 0  scen 0 [ Scen 0
9 end
10 end
11 foreach Fi 2 ~F do
12 create a new instance Fi,j+1
13 s0i,j+1  accept(Fi,j+1, init i,j+1, e)
14 if s0i,j+1 6= ; then
15 Let scen0 be a copy of scen
16 scen 0  scen 0 [ (Fi,j+1, s0i,j+1)
17 Scen 0  scen 0 [ Scen 0
18 end
19 end
20 end
21 return Scen0
trace ⇢. This method can reduce the analysis time significantly by terminating the analysis
whenever an inconsistent event is detected.
In the algorithm, variable Scens holds a set of pairs (Scen, h) where Scen is a set of flow
execution scenarios extracted from a segment of signal trace ⇢ starting from the index 0 to
index h   1. The algorithm goes through each pair of (Scen, h), and apply the mapping
function from previous section to ⇢, h and F low Map to produce a set of pairs of signal
events e and h0 as its corresponding location of the next signal event to be considered. In
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Algorithm 4: Generalized-Check-Compliance(~F , ⇢)
1 Scens = {(;, 0)}
2 Scens final = ;
3 while Scens 6= ; do
4 get (Scen, h) 2 Scens
5 flag = false
6 K  Map(⇢, h, F low Map)
7 foreach (e, h0) 2 K do
8 Scens0  Flow Analysis(~F , Scen, e)
/* if Scens = ;, e is inconsistent with Scen */
9 if Scens0 6= ; then
10 flag = true
11 if h0 = |⇢| then
12 Scens final = Scens final [ (Scens0, h0)
13 else
14 Scens = Scens [ (Scens0, h0)
15 end
16 end
17 end
18 if flag == false then
19 Scens d = Scens d [ (Scen, h)
20 end
21 Scens = Scens  (Scen, h)
22 end
23 if Scen final = ; then
24 return Scens d
25 else
26 return Scen final
27 end
the next step, function Flow Analysis(~F , Scen, e) (as shown in Algorithm 3) is applied to
each e and Scen, together with the flow specification set ~F to produce an updated scenario
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set Scen0. The updated Scen0 together with h0 as location of the next signal event to be
considered is add to the Scens. For situations when h0 = |⇢|, meaning that it has reached
the end of the signal trace ⇢, (Scen0, h0) is add to Scen final instead of Scens such that
Scen final holds the set of pairs (Scen, |⇢|) where Scen is a set of flow execution scenarios
that are extracted from the signal trace ⇢. For debugging purpose, another instance Scens d
is created to hold a set of pairs (Scen, h) when one of the following two conditions holds:
1. When the returned set K from function Map(⇢, i, F low Map) is empty, meaning that
no flow events can be mapped from current signal events, or
2. When the returned set K is not empty, but the the value of flag is false. This means
that non of the flow event in K is consistent with the current flow execution scenario
Scen.
When all pairs of (Scen, h) in Scens are considered, this algorithm terminates. Depends
on the size of Scen final, the following variables can be returned:
1. When Scen final is not empty, it means that there exists at least one flow execution
scenario that is extracted from signal trace ⇢, thus Scen final is returned.
2. When Scen final is empty, indicating that all flow events are inconsistent with its
scenario set, thus Scen d is returned for debugging purpose.
3.3.3 Handling Missing Events
Another situation we consider in this section is when certain events are miss due to the
trace collecting tool, and we presents a further revised algorithm for handling input traces
with possible missing events.
We consider the general case that we do not know if or when there are any missing events
that are discarded by the event collecting unit. Suppose an intermediate execution scenario
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{(Fi,j, start i,j, end i,j, si,j) | Fi 2 F)} is derived, and event ti is the next in the trace to be
analyzed. If ti can be admitted by this execution scenario, the algorithm proceeds as normal.
Otherwise, consider the following two possible situations.
• The algorithm checks if ti is executable from si,j in Fi. Event ti is executable from
state si,j in a flow specification Fi if there is a path in Fi from si,j ending at ti such
that executing all events on that path proceeding ti leads to a state where ti can also
be executed. If ti is executable from si,j, the algorithm executes ti from si,j leading to
a states that is the same as the state by executing all events on the path from si,j to
ti including ti. Then, the execution scenario is updated accordingly.
• If an event ti cannot be admitted to any flow instance, it is inconsistent. An inconsistent
event may indicate an error in the system, or it may be due to missing events caused by
the event output unit. Those dropped events may include the start events that could
initiate the flows where ti is specified, therefore causing flow instances that can admit
ti to be unobservable. In the presence of inconsistent events, the algorithm outputs
those flows for more focused observation in the next debug run.
In summary, the revised trace analysis algorithm generates two pieces of information, possible
flow execution scenarios, and a set of candidate flows for observation in the next run.
To illustrate the idea, consider the flow F1 in Figure 3.4, and a trace shown below.
1 h(CPU 0 : Cache 0 : wr req : 100)i
2 h(CPU 0 : Cache 0 : wr req : 160)i
3 h(Cache 1 : Cache 0 : snp wr resp : 100)i
4 h(Cache 0 : Bus : wb resp : 200)i
. . .
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p1
t1 : (CPU X : Cache X : wr req)
p2
t2 : (Cache X : Cache X0 : snp wr req)p3
t3 : (Cache X0 : Cache X : snp wr resp)
p4
t4 : (Cache X : Bus : wr req) p5
t5 : (Bus : Mem : rd req)p6
t6 : (Mem : Bus : rd resp) p7
t7 : (Bus : Cache X : wr resp)p8
t8 : (Cache X : CPU X : wr resp)
t9 : (Cache X : CPU X : wr resp)
t10 : (Cache X : CPU X : wr resp)
p9
Figure 3.4: LPN formalization of a CPU write protocol.
The following flow execution scenario is derived after the first two events are processed.
{(F1,0, {p2}, 1, , 100), (F1,1, {p2}, 2, , 160)} (3.4)
Event #3, (Cache 1 : Cache 0 : snp wr resp : 100), cannot be admitted into either of the
flow instances directly. Note that we do not know if there are missing events before event #3.
The algorithm first checks if that event is executable from the current state of either flow
instance. From Figure 3.4, it can be seen that event #3 is executable from {p2} via event
(Cache 0 : Cache 1 : snp wr req). Therefore, event #3 can be admitted to the flow instance
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with address 100 indirectly. Processing event #3 in the above execution scenario results in
the execution scenario as below.
{(F1,0, {p4}, 1, , 100), (F1,1, {p2}, 2, , 160)} (3.5)
3.4 Complexity and Accuracy
Due to the limited observability, reconstructing system level executions from an observed
silicon trace is an imprecise process. The large number of execution scenarios typically
derived during the analysis would take large amounts of runtime and memory to process
and to store, thus making it less e cient. This is referred to as the complexity problem of
the trace analysis. After the analysis is done, a large number of derived execution scenarios
make it di cult to understand the analysis results, thus being less helpful for debugging.
Obviously, a single flow execution scenario derived at the end of the trace analysis provides
much more precise information for debug than ten candidate flow execution scenarios. This
is referred to as the accuracy problem of the trace analysis.
The contributing factors to the complexity and accuracy problems are explained below
• A signal event mapped to a set of flow events
Due to the limited observability, a signal event of an observed silicon trace is often
interpreted as a number of di↵erent flow events, which typically leads to derivation of
a number of di↵erent execution scenarios. This situation is exacerbated by the fact
that silicon traces are often very long, which could lead to excessively large numbers
of possible execution scenarios derived during or at the end of the analysis.
• A flow event mapped to di↵erent temporal flow instances
Temporal flow instances refer to the flow instances activated by the same component,
e.g. read/write flows activated by CPU 0. If several temporal instances of some flows
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are activated by a component, mapping flow events to those flow instances can be
ambiguous. For example, suppose that an execution scenario includes two instances of
the flow as shown in Figure 2 activated by CPU 0, one in state {p2}, and the other one
in state {p8}. An instance of flow event (Cache0 : CPU0 : wr resp) can be mapped to
either flow instance leading to two new execution scenarios from the current one.
• A flow event mapped to flow instances activated by di↵erent components
This situation can happen when flow instances that share some common events are
activated by di↵erent components. For example, suppose an execution scenario has
two instances of the flow as shown in Figure 2, one activated by CPU 0 and the other
one by CPU 1, and both are in state {p6}. A flow event (Mem : Bus : rd resp) can be
mapped to either one of these two instances, leading to two new execution scenarios
derived from the current one
The above issues can be mitigated by two potential approaches:
1 A better selection of signals to enhance post-silicon trace observability, which will be
discussed in chapter 5.
2 Use of debugger’s insights during the analysis, which is breifly discussed in the next
section.
3.5 Interactive Trace Analysis for More E cient Debug
Post-silicon validation is performed by debuggers with deep knowledge about the system’s
architecture and micro-architecture, and the test environment. Two key insights are (1) the
maximal number of instances of a flow activated in the test environment, and (2) the mutual
relationship between two flows. For example, the test environment may not allow multiple
instances of firmware authentication to operate concurrently, or a flow involving audio and
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Web browsing to initiate until the flows participating in boot are completed. Our framework
permits incorporating such insights as constraints in trace analysis; flow execution scenarios
that violate these constraints are ignored. These insights can lead to two advantages. First,
they help to reduce the potentially large number of partial scenarios generated during the
trace interpretation step, thus making the analysis more e cient. Second, they allow the
debugger to quickly filter out uninteresting combinations of flows and focus on interesting
interleavings.
If the precise knowledge of the system (micro-)architecture is hard to come by, this ap-
proach can be considered flexible as it allows a debugger to analyze the observed traces in
a trial-and-error manner. For instance, the debugger might initially make a very restricted
assumption on how the SoC executes a flow specification, and these assumptions can po-
tentially lead to an empty set of flow execution scenarios. Depending on which of these
assumptions triggered during the trace interpretation step, the debugger can study these
assumptions more carefully, and relax some or all of them for the next run of analysis. This
iteration can be repeated as many times as necessary until some results deemed meaningful
are produced.
Alternatively, if all derived execution scenarios seem to be plausible, the implication that
a debugger may draw from this result is that the failure may be independent of the flows
being observed. Therefore, the testing environment can be adjusted in order for a di↵erent
part or di↵erent behavior of the SoC to be observed.
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Chapter 4: On-Chip Communication Tracing Infrastructure
1 The limited observability problem leads to two consequences. The large number of
execution scenarios typically derived during the trace analysis would take long runtime and
large amount of memory to process and to store, thus making it less e cient. This is
referred to as the complexity problem of the trace analysis. After the analysis is done, a large
number of derived execution scenarios make it di cult to understand the analysis results,
thus being less helpful for debugging. Obviously, a single flow execution scenario derived
at the end of the trace analysis provides much more precise information for debug than ten
candidate flow execution scenarios. This is referred to as the accuracy problem of the trace
analysis. This chapter proposes an on-chip monitoring infrastructure, communication tracing
module (CTM) to address the problems above. The CTM consists of monitors attached to
communication links to detect communication events, and an event output component to
transport detected events o↵-chip for the trace analysis. Figure 4.1 shows the overview of
the CTM architecture.
4.1 Communication Event Acquisition
A signal event denotes an assignment to a set of design signals. A flow event is an
abstract construct used in flow specifications, and is typically implemented by a sequence
of signal events. A monitor attached to a communication link reads signal events occurring
1This chapter was published in ISVLSI [59]:Cao, Yuting, Hernan Palombo, Sandip Ray, and Hao Zheng.
”Enhancing Observability for Post-Silicon Debug with On-chip Communication Monitors.” In 2018 IEEE
Computer Society Annual Symposium on VLSI (ISVLSI), pp. 602-607. IEEE, 2018. Permissions are included
in Appendix B.
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Figure 4.1: Architecture of the Communication Tracing Module (CTM) for SoC integration
debug.
on that link, and generates an encoding for a flow event when a specific sequence of signal
events have occurred. Figure 4.2 show the waveform where a master reads a slave through
the AXI read protocol [60]. The blue lines (top 3 lines) are design signals as inputs to the
attached monitor, while the red lines (bottom 2 lines) are the outputs of the monitor. From
this example, it can be seen that one important function of a monitor is to compress a
sequence of signal events across a potentially large number of cycles into a single cycle event,
which is beneficial to reduce the bandwidth demand on the trace interface. Once an event
is detected, a monitor can selectively encode information that is useful for the trace analysis
including operation commands, addresses, etc. The basic idea of the above monitor can be
naturally extended to di↵erent protocols such as the AXI write request and response.
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Figure 4.2: An example of the AXI read event on a communication link, and the output of
a monitor attached to that link.
It is possible that during debug only a subset of flows are observed either because they
are necessary for understanding a particular use case or due to the limited observability of
the trace interface. This requires to limit flow events to observe. Therefore, the monitors
in our framework is designed such that they can be configured to output events that meet
certain features. In general, each monitor has three configuration registers, CCR, ACR BASE,
and ACR OFFSET, which are used to select events with particular commands or ranges of
addresses. The width of CCR equals the number of unique commands that can be transferred
on a link. An event is outputted by a monitor only when the corresponding bit to that event
in CCR is set. Similarly, an event is outputted only when its address falls in the range as
specified by ACR BASE and ACR OFFSET. This configurability can be extended to filter events
if there is more diverse micro-architectural information available to encode events.
Furthermore, the monitors can also detect low level protocol errors timely and right on
the spot. For example, the monitor shown in Figure 4.2 can output an unique ERROR event
if M Read Val is set without S Read Ready set in the previous cycle.
4.2 Event Output
The detected events can be stored in the on-chip trace bu↵er, and o✏oaded from the chip
at the end of system execution. However, the on-chip trace bu↵ers can only store limited
number of detected events due to the restriction on their capacities. As explained in the
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previous section, when and where an error can happen are not know a priori, therefore,
these limited events stored in the trace bu↵er may o↵er only limited debugability. This
section describes an event output design that can output events via trace port on-the-fly,
thus enabling system internal execution over an much extended period to be observed for
o↵-chip analysis.
4.2.1 Parallel Output
The first approach is parallel where multiple links are traced simultaneously. Since the
number of available trace signals are fixed, there is a trade-o↵ between the number of links
that can be traced simultaneously and the amount of information encoded for detected
events on each link. More information encoded for events demands more trace signals, thus
reducing the number of links that can be traced simultaneously. For example, suppose that
a total of 100 trace signals are available, and there are 20 communication links to observe.
If each event generated by the monitors for those links is encoded with 30 bits on average,
then only 3 links can be traced simultaneously. On the other hand, if we wish to observe
more communication links simultaneously, the number of bits for encoding events must be
reduced, thus limiting the amount of information represented by events.
4.2.2 Interleaved Output
Since detected events by monitors are distributed over time relatively sparsely as illus-
trated in the last sub-section, an alternative approach is to interleave events detected on
di↵erent links, and transport them o↵-chip serially. In this approach, monitors are con-
nected to an event output unit like the one used in ARM CoreSight [61], which is shown
in Figure 4.3. The events from monitors are routed through this output unit, merged into
a sequence, and eventually output through the trace port. The biggest advantage of this
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Figure 4.3: Detailed architecture of the output unit for the CTM.
approach is the very high observability in terms of the larger number of communication links
to be traced and the higher amount of detailed information that can be encoded for events.
On the other hand, an issue with the interleaved approach is that the rate of events
detected by monitors can exceed the peak bandwidth of the trace port from time to time.
If that happens, some detected events cannot be transported o↵-chip. It can be viewed as
another form of limited observability. Therefore, it would be desirable to reduce the number
of events that have to be discarded.
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The above issue can be addressed by using on-chip tracing event queues as shown in
Figure 4.3. Those FIFOs can bu↵er detected events temporarily if they cannot be outputted
right away. One FIFO is connected to the output of each monitor. On every cycle, the
outputs of all monitors carrying detected events are stored into the corresponding FIFOs.
At the same time, the event validity information of all monitors is collected into Tr Val, and
stored into a special FIFO Tr Val fifo. This information is used to control how to output
bu↵ered events. The width of Tr Val is equal to the number of monitors. Tr Val[i]=1
indicates that event output from monitor Mi is valid. Otherwise, no valid output is from
Mi. All the event FIFOs are connected to a N -to-1 selector where one event FIFO is routed
to the trace port.
The control logic generates values for sel to control the selector based on the information
stored in Tr Val fifo. In the initial state, it asserts Read Tr Val to read the head of
Tr Val fifo into Tr Status. If it contains some bits of 1, the control unit first determines
the smallest index i such that Tr Status[i]=1. This can be done by a priority encoder.
Next, the event FIFO for monitor Mi is connected to the trace port, and the event at its
head is outputted. Then, Tr Status[i] is reset to 0, and the control logic repeats the above
step if there is a larger index i such that Tr Status[i]=1. Otherwise, it returns to the
initial state and read the next data from Tr Val fifo. When Tr Status is 0, sel is set to
a special value X to disable the selector. The control flow diagram for the control unit is at
the bottom right corner in Figure. 4.3.
We illustrate the operations of the event output unit with a simple example. Suppose
that there are three monitors M0, M1 and M2 connected to the event output unit. Their
validity information is collected as a 3 bit Tr Val and stored at the tail of Tr Status fifo
on each cycle. Table 4.1 shows how the output unit outputs the events from these monitors
o↵-chip. In the columns under M0, M1 and M2, a means its generated event is valid,
while indicates it is not valid.
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Table 4.1: Operations of the event output unit for 3 monitors over 5 cycles.
Cycle M2 M1 M0 Tr Val Read Tr Val Tr Status Sel Selector Output
1 101 1 000 X  
2 010 0 101 0 M0
3 not stored 0 100 2 M2
4 not stored 1 010 1 M1
5 not stored 1 000 X  
In cycle 1, outputs from M0 and M2 are valid. They and Tr Val=101 are stored into
their corresponding FIFOs, respectively. There is nothing to output, therefore sel is set to
X. Read Tr Val is set to 1 to read Tr Val fifo. In cycle 2, similarly, outputs of all monitors
and their validity are stored in the FIFOs. Tr Status is used to compute sel, which is 0
in this case. Therefore, the selector is directed to output the event from M0 captured in
cycle 1, as indicated in column of Selector Output. Tr Status[0] is reset to 0 before the
next cycle. Signal Read Tr Val is reset to 0 when Tr Status contains more than one bit
of 1. In cycle 3, the event from M2 captured in cycle 1 is outputted by the selector, and
Read Tr Val is asserted to read next validity data from Tr Val fifo to prepare for the next
cycle.
While the interleaved approach reduces the number of trace signals needed to output
detected events, the event output unit can potentially introduce large area overhead. The
area overhead are mainly due to the use of FIFOs to bu↵er events. Larger FIFOs can reduce
the chance of events to be discarded, but increases area overhead. The optimal FIFO sizes
are typically determined by the design of the interconnect network and the rates at which
various blocks initiate system flows. In this work, when overflow happens to any FIFOs, new
incoming events are simply discarded.
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4.2.3 Priority Output
As indicated in the previous section, the frequency of event dropping is roughly a↵ected
by the gap between the rate of events generated by all monitors and the bandwidth of the
trace port. The rate of event generation is determined by the design microarchitecture,
test programs used during debug, and the number of flows and flow events selected for
observation. One simple technique to reduce the frequency of event dropping is large bu↵ers
for events waiting for output, but it leads to a large area overhead. Due to the limitation on
the bu↵er capacities, it is inevitable that some detected events will be dropped.
To address that problem, this section presents an alternative technique with a goal of
reducing the impact of event droppings on the accuracy and e ciency of the trace analysis.
As some events may be more important to the trace analysis then the other, it is preferable
to drop events that are less important. During an execution run, the event output unit can
be configured to enter the priority output mode under certain conditions where events with
higher priorities are outputted first.
Section 5.2 discusses how to rank flow events, and their associated communication links.
Such ranking information is used to configure the event output unit where events on the
lower ranked links are dropped first when event bu↵ers overflow. More specifically, a higher
ranked link is associated with a threshold. During an execution run, events from lower
ranked links can be outputted only when the numbers of events stored in the event queues
for higher ranked links are lower than their thresholds. This technique can reduce droppings
of more important events with possibly more frequent droppings of less important ones.
The priority output mode is controlled on-the-fly during system execution by an output
configuration register (OCR), which has the number of bits equal to the number of monitors.
This register is used as a mask for the output from Event Validity Queue. In the normal
mode, all bits in OCR are set to 1. Suppose that the threshold for link i is crossed at some
point, the output unit enters the priority output mode by setting the jth bit of OCR to 0 for
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each link j that is ranked lower than link i. This would e↵ectively block events from the jth
monitor from being output.
4.3 Event Encoding
Events can be encoded with information transferred over communication links at di↵erent
levels of detail. In general, more bits are required to encode information at higher levels of
detail. In the last section, two alternative event output approaches are discussed. Di↵erent
representations of events are used for di↵erent approaches.
In the parallel output approach, multiple communication links are traced simultaneously,
events representations are customized with respect to the specific protocols of di↵erent links.
The representation below shows all the fields used in all events.
hVal, Cmd, Tag, Sid, Addri
The meanings of the message fields are defined below.
• Val indicates the validity of a detected event.
• Cmd carries operations to be performed by the target block. For the AXI protocol,
there are separate links to support read/write request and response operations, this
field is not needed.
• Tag is used to identify the original sources of events from di↵erent blocks that go to
the same destination, For example, in Figure 6.1, Tag is needed for event wr req from
Bus to Memory in response to wr req from either CPU.
• Sid is a unique number representing sequencing information associated with events
initiated by a component that supports out-of-order execution.
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• Addr carries the memory address at the target block where Cmd is applied. If the
observability limitation does not allow full address information to be encoded, it can
be abstracted with two bits to represent three states: same as previous one, sequential,
and others, as described in [38].
Note that not all fields are used to represent events of all links. The sizes of events on
di↵erent links may be di↵erent. Additionally, monitors can be configured to include only
some selected fields to meet debug needs while satisfying observability constraints.
In the interleaved output approach, the trace port is shared among all links. As a result,
a standard format as shown below is used for all di↵erent events.
hVal, MasterID, SlaveID, Cmd, Tag, Sid, Addr, Stepi (4.1)
where
• MasterID and SlaveID encode IDs of the sender and receiver of a event. The number
of bits required for these two fields are determined by the number of masters and slaves
in an SoC design.
• Cmd has a fixed number of bits for all events. Its width is determined by the largest
number of events that any link can transfer.
• Val, Tag, Sid, and Addr remain the same.
• Step, which is only 1-bit, indicates the ordering of a event relative to its immediate
predecessor. If this field is asserted, it indicates that the current event being out-
putted is detected after its immediate predecessor. Otherwise, the current event and
its immediate predecessor are detected at the same time.
In the event output unit as shown in Figure 4.3, when a event is pulled out of its FIFO,
it is converted to the above standard format before it enters the selector. Similarly, the
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fields and their sizes in the above standard format can be reduced to meet the observability
constraint.
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Chapter 5: Communication-Centric Observability Selection
As indicated in the Section 4.2, limited bandwidth of trace ports may cause some com-
munication events not to be observed. The frequency of event dropping is roughly a↵ected
by the gap between the rate of events generated by all monitors and the bandwidth of
trace ports. The factors a↵ecting the rate of communication event generation include the
design micro-architecture, test programs used during debug, and the number of flows and
flow events selected for observation. One simple technique to reduce the frequency of event
dropping is large bu↵ers for events waiting for output, but it leads to a large area overhead.
An important observation exploited in this dissertation is that some events are more
important for understanding flow executions than others. If the less important events are
not observed, then the whole trace port bandwidth can be dedicated to observing the more
important events. Furthermore, not observing certain events may eliminate the need of
observing certain communication links altogether. In that case, the corresponding monitors
can be disabled, and the capacities of the associated event queues can be re-allocated to
the queues for the links under observation. By increasing the queue capacities for the links
under observation, the event droppings can be e↵ectively reduced.
This section presents a number of communication event selection methods aiming to
increase coverage metrics that are relevant to various debug objectives. These methods are
optimized for an on-chip communication event tracing infrastructure that can be typically
found in modern SoC designs. When such infrastructure is not available, we also provide
This chapter was published in ISQED [62]: Cao, Yuting, Hao Zheng, and Sandip Ray. ”A
Communication-Centric Observability Selection for Post-Silicon System-on-Chip Integration Debug.” In 20th
International Symposium on Quality Electronic Design (ISQED), pp. 278-283. IEEE, 2019. Permission is
included in Appendix B.
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schemes to select specific bits for the set of selected flow events. The main contributions of
this part of work include the following.
• New coverage metrics are proposed for evaluating relevance and comprehensiveness of
information captured on observed traces with respect to system-level communication
protocols. The traditional metric, state restoration ratio (SRR), is not applicable for
SoC integration debug.
• Communication event selection methods are driven by the proposed coverage metrics
optimized for the real-time tracing infrastructure so that observed traces only capture
the most relevant communication events under limited observability.
• Communication bit selection methods guided by the previously selected event selection.
5.1 Selecting Flows to Observe
A critical activity performed in post-silicon stage is to validate application usage scenar-
ios. In this activity, individual target usage scenarios, e.g., for a smartphone, playing videos
or surfing the Web, while receiving a phone call, are exercised, while possible failures e.g.,
hangs, crashes, deadlocks, overflows, etc., are monitored. Usage scenario validation forms
a key part of SoC integration validation. Each usage scenario usually involves interleaved
execution of several flows among IPs in the SoC design, e.g.., a usage scenario that entails
receiving a phone call in a smartphone when the phone is asleep involves flows among the
antenna, power management unit, CPU, etc. Therefore, only the flow events of the involved
flows in a usage scenarios are typically observed. As explained in the previous section,
observing a restricted subset of events can reduce incidients of events being dropped.
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𝐹(𝑥, 𝑦)
Figure 5.1: Possible interleavings between two flows
5.2 Flow Execution Coverage Metrics
In this section, we consider the problem of characterizing the importance and relevance
of flow events by defining two coverage metrics for di↵erent debug purposes.
The first metric is flow instance coverage (FIC), which is defined below.
FIC =
I
N
(5.1)
where I is the number of flow instances observed, and N is the total number of flow instances
executed. FIC defines a fraction of the number of flow instances actually observed versus
the total number of flow instances executed. We say that a flow instance is observed in a
trace if any event of that flow instance is observed in the trace. Note that the parameter N
is not essential when this metric is applied to evaluate di↵erent observabilities as all of them
are evaluated assuming the same N .
The purpose of FIC is to o↵er a metric to evaluate di↵erent observabilities to support
a coarse-grained global view of system execution. In this coarse-grained global view, we
are interested in all flow instances executed in the entire course of a debug run, instead of
detailed execution of individual flow instances. It may provide valuable information about
anomaly behavior in system execution, e.g., an unusually high number of wakeup calls to a
CPU from the power management unit. In this case, we want to select an observability that
maximize FIC. Obviously, one observability is better than another one if its FIC derived
from an observed trace is higher.
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As explained in the introduction, many errors are due to intricate interleaved execution of
flows, e.g., a firmware execution flow executed before a firmware authenticate flow completes,
signaling a security breach. Therefore, the coarse-grained global view obtained by only
observing flow instances is inadequate. Observed traces must capture su cient information
to allow interleaved execution of di↵erent flow instances to be extracted. The interleaving
relations between two flow instances Fi,j and Fx,y are shown in Figure 5.1. In this figure, the
length of arrows shows the duration of a flow instance execution, while the arrows at both
ends indicate the time when a flow instance is initiated and when it completes. Figure 5.1
shows three possible interleavings: (1) Fi,j starts before Fx,y starts, and it completes after
Fx,y completes; (2) the initiation and completion of Fi,j occur earlier that the initiation and
completion of Fx,y; (3) Fi,j completes before Fx,y starts. An observability needs to be selected
in order to support such interleavings to be captured on the observed traces. To evaluate
di↵erent observabilities, we define the complete execution coverage (CEC) metric as below.
CEC =
C
N
(5.2)
where C is the number of complete flow instances extracted from an observed trace, and
similarly N is the total number of flow instances executed. A complete flow instance is
observed if both its start and end events are found in the observed trace.
5.3 Coverage Driven Event Selection
This section presents observability selection methods driven by coverage metrics described
in the previous section. The inputs to a selection method are a set of flows to observe and
a coverage metric, and the output is a subset of flow events for observability that maximize
the coverage metric.
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To select an observability targeting coverage metric FIC, it is necessary to select a subset
of flow events that cover all flows under observation such that an event in an observed trace
can uniquely identify a flow instance. In practice, most SoC designs include architectural
support for tagging, which allows uniquely identifying di↵erent flow instances from observing
properly tagged events. Because of the unique correspondence between flow instances and
observed events, all flow events are FIC-equivalent. Therefore, we aim to select a subset of
events that maximizes the FIC.
Given a set of flows to observe, there can be many di↵erent selections of events of those
flows. In order for the observed traces on the selected events to have high FIC, the losses
of the selected events must be low. Recall the hypothesis presented in the previous section
indicating that the losses of events can be reduced if the number of links under observation is
reduced. By this hypothesis, for two sets of selected events, if the number of links to observe
for one set of selected events is smaller than that of another set, then the former is preferred.
Next, we consider observability selection targeting the coverage metric CEC. In order for
observed traces to have high CEC, the start and end events of all flow instances should be
observable. Therefore, the start and end events of all flows to observe must be selected.
To facilitate more e↵ective debug, it is necessary to know additional information beyond
the initiation and completion of each flow instance. More specifically, it would be useful to
know which path in the flow is followed when an instance of that flow is executed. Consider
the flow in Figure 3.4 for an example. It has three possible execution paths. Observing only
the start and end events (labelings of t1 and t10) is not su cient to tell which execution path
is actually followed. Given an observed trace shown below,
(CPU x:Cache x:wr req), (Cache x:CPU x:wr resp), . . .
we are not able to confirm whether it is a result of executing that flow following the rightmost
path (p1, t1, p2, t10, p9) or one of the other two paths with all the intermediate events not
observed. To obtain the information on paths following by a flow execution, some unique
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event from each path needs to be selected. Consider the same flow example. Either one
of {t2, t3} needs to be selected in order to identify the leftmost or middle path. Moreover,
one event from {t4, t5, t6, t7} needs to be selected to identify the middle path. As the above
illustration shows, there are di↵erent ways to select additional events to observe for detailed
executions of a set of flows. Similarly, these di↵erent selections are evaluated based on the
number of links that need to be observed for the selected events.
5.4 Bit Selection
This section provides basic guidelines for bit level selection when the on-chip monitoring
infrastructure is absent. The bit level selection takes as inputs the event selection produced
in the previous step, together with implementation details of the CUD, and generates a set
of candidate trace signals that implement the selected events. The ultimate goal of the bit
level selection is to produce a reduced set candidate trace signals optimized for the trace
analysis approach. Since the bit level selection depends on implementation specifics, this
section can only discuss some general guidelines and tradeo↵s. Note that flow specifications
are typically independent of memory address and data information. Therefore, the address
and data bits included in event implementations can be generally ignored.
Signals that implement the Cmd field of flow events are selected based on their respective
distinguishing power. Given a set of flow events E and a set of signals W that implement
E, the distinguishing power of Wi ✓ W is defined by the amount of events in E that can
be partitioned based on value of Wi. Notice that Wi defines a partition of E. A finer
partition means higher distinguishing power. For example, suppose two flow events on link
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(CPU 0, Cache 0) are implemented by eight signals b7...b0 with the following encodings.
(CPU 0 : Cache 0 : wr req) 0100 0000) (5.3)
(CPU 0 : Cache 0 : rd req) 1000 0000) (5.4)
Under these encodings, signals b5...b0 have zero distinguishing power. b7 and b6 have the equal
power, therefore selecting either one would be fine. Selecting signals with high distinguishing
power helps to address issue 1 as discussed in Section 3.4.
RTL models may contain additional implementation information that can help to address
issue 2 and 3. For example, memory operations may be executed out-of-order. In this
case, CPUs usually assign unique sequence IDs to flow instances to maintain data and
control dependency in the original programs. If sequence IDs are available, selecting signals
implementing them can help address issue 2.
If the on-chip interconnect needs to handle events from di↵erent components in a system,
the events are usually assigned with tags to identify their originating components. Selecting
tags can a↵ect how events are selected. Refer to Figure 3.4 for the following discussion.
• If unique events such as t4 or t7 are selected, observing tags is not needed.
• Shared events t5 or t6 are selected along with tags.
For option 2, tags can help to map events to the flow instances with the same tags
during the trace analysis, thus addressing issue 3. Even though additional signals for tags
are selected, the total number of events may be smaller if the shared events are used in many
di↵erent flows, therefore resulting in reduced signals for observation overall.
The following discussion illustrates yet another example of how implementation informa-
tion can allow di↵erent events to be selected. Refer to Figure 3.4. That flow contains two
branching places, p2 and p4. When a flow instance reaches p2, which branch to take next
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depends on whether the cache operation is hit or miss. Similarly, which branch to take at p4
depends on whether the cache snoop operation is hit or miss. If these two status signals are
available and included for observation, there is no need to select branch events. Observing
start/end events plus those status signals are su cient to identify branches followed by a
flow instance during system execution.
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Chapter 6: Experiments
This chapter demonstrates the usage of our proposed framework on two di↵erent mod-
els. A more detailed RTL model of a similar SoC is constructed to test the e ciency and
e↵ectiveness of our framework with di↵erent perspectives.
6.1 A Multicore SoC Model
In this section, we construct a cycle-accurate RTL model for a similar SoC to allow more
detailed trace signal selection. For this model, the trace information is collected at the bit
level, then an extra translation step is required.
6.1.1 Model Implementation
Due to the novelty of our work, we could not find an existing model with a well-
documented flow specification. As a result, we have to build this model from scratch.
This multi-core SoC prototype implements some common industrial message flows including
CPU 0 CPU 1
Cache 0 Cache 1PMUGFX
Bus
Audio USB UART Memory
Figure 6.1: The RTL model structure
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cache coherence and power management. It is a cycle- and pin-accurate RTL model written
in VHDL. Even though this model is simple compared to SoC designs used in commercial
applications, it is much more sophisticated than the gate-level benchmark suites typically
considered as targets for post-silicon analysis [63, 49, 41].
Since the proposed trace analysis approach is communication-centric, the focus of this
model is the implementation of message flows. This model consists of two CPU models,
each with its own 4KB Data Cache. The Data Caches are connected to a 256KB Memory
through a bus model. The CPUs are treated as a test environment where software programs
are simulated in VHDL to trigger various protocols. Therefore, there is no instruction cache
as no instructions are involved when the CPUs are simulated. The peripheral blocks, GFX,
PMU, Audio, etc, are also described as abstract models that generate events to initiate flows
or to respond to incoming requests. More details of some message flows implemented in
our model can be found in Appendices. They include downstream read/write protocols for
each CPU, upstream read/write for the peripheral blocks, and system power management
protocols which are abstracted from real industrial protocols.
These message flows are supported by inter-block communication protocols based on the
ARM AXI4-lite [60]. A total of 16 flows are implemented for this prototype. A flow event is
generated from a source and consumed by a destination by messages transmitted over that
link. In our model, each message is organized as follows.
hVal(1), Cmd(8), Tag(8), Sid(8), Addr(32), Data(32)i
The numbers following the individual fields indicate their respective widths. Note that not
all fields are used on all links. This model has over four thousand single bit signals.
To collect communication activities of the system, values of some selected signals or
observation are collected and outputted to a trace file of an internal format on each rising
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clock edge. There are 32 communication links implemented in this model, each of which is
implemented by several signals to ensure the correct communication behaviors of the SoC.
6.1.2 Test SetUp
Two separate SoC test settings were established to test di↵erent features proposed in this
dissertation.
• Test 1
The prototype is simulated in a random test environment where CPUs, GFX, and other
peripheral blocks are programmed to randomly select a flow to initiate in each clock
cycle. The contents of Cmd, Addr,and Data in each activated flow are set randomly.
Additionally, CPUs can activate power management protocols non-deterministically.
Each of these blocks activates a total of 100 flow instances during the entire simulation.
• Test 2
We hard code a simple software that performs Peterson’s Algorithm with two threads,
one for each CPU. The pseudocode is shown in Figure 6.2. This algorithm contains
four shared variables: flag0, flag1, turn, and shared. A CPU that wants to enter
the critical section has to wait until the flag of the other CPU or turn get the desired
values. Whenever a CPU enters the critical section, it increments the variable shared
by one. By running this algorithm N times, the final value of shared should be 2N , as
both CPUs increment variable shared N times. During this test, one bug was found
and fixed. Details of this bug case are discussed in the next section.
6.2 Experiments with the Communication Tracing Module
A total of 32 monitors are inserted into the cycle- and pin-accurate RTL model, as
its structure shown in Figure 6.3. Notice that there can be multiple links between a pair
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1 bool flag[2]={false, false}
2 int turn
3 int shared=0
CPU1:
4 flag[0]=true
5 turn =1
6 while flag[1] ^ turn ==1 do
7 //busy wait
8 end
9 //enters critical section
10 shared++
11 flag[0]=false
12 //leaves critical section
CPU2:
flag[1]=true
turn =0
while flag[0] ^ turn ==0 do
//busy wait
end
//enters critical section
shared++
flag[1]=false
//leaves critical section
Figure 6.2: Peterson’s algorithm on two CPUs
of components. Table 6.1 shows the general e↵ects of the CTM when di↵erent o✏oading
approaches are selected, row 2 shows the numbers of bit used for each approach. In the
table, row 3 and 4 show the peak count of flow execution scenarios encountered during the
reconstruction process which is used to measure the complexity and the final count of flow
execution scenarios derived at the end of the reconstruction process that is used to measure
the accuracy, respectively. Row 5 shows the maximal number of flow instances activated by
various components identified by the trace analysis. The last two rows show the runtime and
memory usages by the trace analysis for di↵erent o✏oading approaches. The results from
analyzing the simulation traces of those five runs are shown in column 2  6, respectively, in
Table 6.1.
By comparing results in columns 2 4 in the table, it can be seen that using the monitoring
infrastructure allows the same analysis result about system internal execution to be derived
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Figure 6.3: The SoC prototype with monitor attached to each communication link .
as what can be derived with the full observability. More importantly, that is achieved by
requiring significantly reduced number of trace signals. The trace analysis with the monitoring
infrastructure achieves the same complexity and accuracy as those achieved with the full
observability.
The last two columns show the trace analysis results without using the monitoring in-
frastructure. We assume that 36 signals are available for tracing as in the third run. Due
to this restriction, we can select only a small number of links where the signal events can be
observed accurately. The results from this run are shown in Column 5. Even though only
one flow execution scenario is derived at the end, the limited number of signal events selected
for observation allow much less number of related flow instances to be derived than what
can be derived when the monitoring infrastructure is used. When we try to observe more
links, we are forced to allocate fewer trace signals for each event on those links. This causes
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Table 6.1: Runtime results from analyzing traces obtained in di↵erent approaches.
Full Parallel Interleaved SS1 SS2
# Bits 870 720 36 36 36
# scen
1 1 1 1 282k
(peak)
# scen
1 1 1 1 -
(final)
#flows 500 500 500 100 200
Time 1.391 1.237 1.218 0.714 600
Mem 1.068 1.017 1.028 0.608 5GB+
ambiguity to the interpretations of the observed signal events. As a result, an excessively
large number of potential flow execution scenarios are derived as shown in Column 6. After
10 minutes, the trace analysis has to be terminated due to memory usage explosion. These
results show that under the limited observability, the complexity and accuracy of the trace
analysis would su↵er significantly if the monitoring infrastructure is not used.
We measure the hardware area overhead of the monitoring infrastructure by synthesizing
the SoC model to the Xilinx Zynq FPGA xc7z020ckg484-1 using Vivado 2017.2. The syn-
thesis results are shown in Table 6.2. The area overhead is measured by the FPGA resources
used including LUTs, FFs, block RAMs (BRAMs), etc.
The rows for Parallel and Interleaved show the additional resources required to implement
monitors with or without event output unit to the resources used on the previous row. For
example, the parallel approach uses additional 1283 cells to implement all 32 monitors, and
the interleaved approach requires extra 283 cells to implement the event output unit. From
the table, other than the big jump in BRAM usage, demand on logic resource is small to
implement the monitoring infrastructure. The BRAMs are used to implement the FIFOs in
Figure 4.1. Since the size of the BRAMs is fixed, each FIFO only uses a small capacity of
a BRAM. In practice, SoCs often have embedded trace bu↵ers, which can be used for those
FIFOs.
72
Table 6.2: Area overhead of the monitoring infrastructure.
Cells LUTs FFs Muxs BRAM
Original 59154 24395 25962 3125 1
Parallel +1283 +8 +1251 +15 +0
Interleaved +232 +92 +126 -6 +32
Table 6.3: Results with di↵erent flows under observation.
Scope FIC CEC
All 470/500 (0.94) 101/500 (0.202)
CPU 192/200 (0.96) 103/200 (0.515)
CPU0 100/100 (1) 100/100 (1)
6.3 Experiments with Observability Selections
6.3.1 Flow Event Selection
Table 6.3 shows the experimental results when di↵erent flows are selected for observation.
The capacity of all the queues is set to 8. Under the columns FIC and CEC, the numbers A/B
represent the ratios as defined in Section 5.2. The equivalent fractional numbers for A/B
are enclosed in parentheses. The second row shows the results when all 500 flow instances
are observed. The third row shows the results from observing only flows initiated by CPU0
or CPU1. The last row shows the results from observing only the flows initiated by CPU0.
From the table, it can be seen that as the number of flows under observation decreases, the
number of events that need to be observed for FIC and CEC decreases. This leads to reduced
losses of events, which is reflected in the higher FIC and CEC values from row two to row
four. Particularly, in the last row, all executed instances of the flows under observation can
be precisely inferred.
In the second experiment, the impacts of di↵erent queue capacities are evaluated. All
flows and all flow events are observed. Event dropping happens only when a queue becomes
full. In these experiments, the capacities of event queues are increased gradually. This
increase in queue capacity can simulate the situation where the number of links to observe
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Table 6.4: Impacts of di↵erent capacities of event queues.
FIFO SIZE FIC CEC
8 470/500 (0.94) 101/500 (0.202)
16 490/500 (0.98) 178/500 (0.356)
32 499/500 (0.998) 307/500 (0.614)
Table 6.5: Comparisons of di↵erent event selection methods
Selection method # of Links FIC CEC
NO-SELECTION 32(total) 470/500 (0.94) 101/500 (0.202)
SEL1 (FIC) 8 500/500 (1) 0/500 (0)
SEL2 (CEC) 16 441/500 (0.882) 200/500 (0.4)
SEL3 [64] 16 466/500 (0.932) 0/500 (0)
is reduced and the queues of the non-observable links are re-allocated to the queues of links
under observation. The results are shown in Table 6.4. It is noticeable that an increase in
the size of queues leads to a significant improvement in FIC and CEC values of observed
traces. These results validate the hypothesis described in Section 4.2.3.
Table 6.5 compares the result of the proposed flow event selection algorithm with an-
other system-level flow guided selection approach proposed in [64]. We generate two sets
of selections guided by FIC and CEC individually (SEL1 and SEL2) and compare their
results with selection SEL3 generated by [64]. The results are evaluated by the previously
mentioned two metrics and the numbers of links used. The second row NO-SELECTION
represents the analysis result when no selection method is applied and all flow events on the
32 links are observed.
The SEL1 on the third row is generated by our method that is primarily guided by the
FIC. In the beginning, several sets of flow events with the optimal FIC e↵ects (covering
all flows) are generated, and within them, we select the set with the minimal numbers of
links required, that is 8 in this situation. The result shows that the FIC is improved to
its maximum value 1, while on the other hand, CEC is reduced to 0. This is expected as
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CEC is not considered for this selection. Then for the second selection SEL2, we consider
the CEC only and its result is shown in the fourth row. It first selects all 32 initiating and
terminating events of all flows to enhance CEC. Because several flow events are transferred
on the same link (for example, both (CPU 0:Cache 0:wr req) and (CPU 0:Cache 0:rd req)
are transferred on the same link), these events takes 12 links in total. Moreover, SEL2 selects
four flow events that indicate the path of a flow, as discussed in Section 5.3, occupying 4
links. Compared to the NO-SELECTION, The result of SEL2 takes only 16 links and it
shows significant improvement on the CEC (almost double) as more start and end events
are observed. Consequently, more details regarding the interleaving relationship of fired flow
instances are revealed in SEL2. This improvement comes in the cost of fewer flow instances
being observed shown by the decrease in FIC value.
The fifth row SEL3 shows the result of using flow selection method from [64]. [64]
proposes to rank each flow event by their Frequency Coverage (FC) value in descending
order and apply greedy algorithm to select the optimal set of flow events. The FC considers
the fact that some flow events are shared by multiple flows thus are always preferred. The
concept of FC is very similar to FIC as it enforces the maximum number of flows being
covered for a set of flow events. However, the FC in [64] is di↵erent in two aspects: (1) it
does not consider the number of links used for such selection. Consequently, the capacity
improvement may not be as significant as our method where we always select the set with
the minimal number of links; (2) Because FC considers each flow event individually, it is
possible the selected combination of events achieves high coverage only on certain flows. On
the other hand, our method ensures that the selected flow event set covers all flows.
We applied the algorithm in [64] and selected the top 16 (half of the total link num-
ber) flow events with the highest FC. The result of SEL3, however, does not show any
improvement compared to NO-SELECTION, the FIC actually reduced from 470 to 466 due
to the two factors mentioned above. It is also to be noted that for SEL3, each of the se-
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lected flow occupies one link individually, taking 16 links in total, which double the number
of links selected by SEL1. As a result, the FIC of SEL3 is comparably worse than both
SEL1 and NO-SELECTION. On the other hand, none of the initiation and termination
events are selected due to their uniqueness to their belonging flows (not shared by any other
flows), leading to CEC being 0. This is expected as this algorithm does not consider special
meanings of such critical events.
6.3.2 Bit Selection
In this experiments, di↵erent selections of trace signals are produced and their impacts
on the complexity and accuracy of the trace analysis approach are evaluated. The list below
explains the selections at the system level while information on the bit level selection is given
in Table 6.6.
• S1: The events of all flow specifications and all signals implementing each event are
selected. This selection o↵ers a full observation and provides a baseline for comparing
with other selections.
• S2: The start and end events of all protocols are selected. Furthermore, for each
branch in each flow, one unique event is selected.
• S3: The start and end events of all protocols are selected. Furthermore, for each
branch in each flow, a highly shared event is selected.
• S4: The start and end events of all protocols are selected. Instead of selecting events
for branches in each flow, signals whose states control the flow branching are selected.
At the bit level, the Addr and Data fields are not considered. On the other hand, the
Val bit is always selected so that valid messages can be identified from observed traces.
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Table 6.6: Runtime results of trace analysis with di↵erent trace signal selections.
Selection S1 S2 S3 S4
U S U S U S
Cmd
Tag
Sid
# Bits 870 545 401 401 401 401 495 367 367 367 367 378 258 258 258 258
# scen
1 1 - 1 - 1 1 - 1 - 1 1 - 1 - 1
(Final)
# scen
1 1 1M+ 5184 110k 1 1 4M+ 5184 221K 1 1 1M+ 8 8M+ 1
(Max)
Time 1.628 1.475 600 3.679 600 1.464 1.444 600 3.812 600 1.426 1.430 1.411 1.424 600 1.419
Mem 0.516 1.10 2GB+ 4.2 66 1.124 1.11 5GB+ 4.2 101 1.1 0.504 2GB+ 0.58 5+ GB 1.116
For selections S2, S3, and S4, experiments are performed to evaluate all combinations of
Cmd, Tag and Sid fields.
In Table 6.6, a means that all signals implementing a particular field for all selected
events in selection SX are traced. indicates the results are not available due to the 10-minute
time limit exceeded. Otherwise, all those signals don’t get traced. Third row ( Bits) shows
the total numbers of single-bit signals are traced for di↵erent selections. The runtime is
in seconds and memory usage is in MB. From the table, we can see that selecting shared
events leads to a smaller number of trace signals (S3) compared with selecting unique events
(S2). However, if status signals controlling flow branching are selected without selecting any
branch events, S4 leads to the smallest trace signal selection.
From the table, it is quite obvious that not selecting Cmd or Sid has severe impacts on the
trace analysis as explained in issues 1 and 2 in section 3.4. On the other hand, not selecting
Tag has negative impacts, although not as severe. The trace analysis can still finish even
though it takes more time and memory. Next, compare the results obtained by selecting Cmd
and Sid but no Tag under S2, S3 and S4. The results with S4 are much better than S2 or S3.
This is because no branch events were selected for S4, therefore, issues 2 and 3 are avoided.
Combined with the benefit of reduced trace signals, S4 appears to be the best option. On
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the other hand, not selecting any branch events may cause di culty in understanding flow
execution if a branch is long and a system execution fails to reach the end of that branch.
In the above discussion, selections of Cmd, Tag and Sid are applied to all events as the
result of the system-level selection. A finer selection can be used to reduce trace signals if
unique events and shared events are considered separately. For unique events, the sources
where they are generated are known from flows, therefore Tags need not be traced. Shared
events may be results of flow instances initiated by di↵erent components, therefore tracing
Tags are necessary. On the other hand, tracing Cmd or not has little impact on the trace
analysis. These points are supported by the results shown in columns under ”U S”. Under
S2, we can see that the runtime performance, the complexity and accuracy of the trace
analysis are similar while the trace signals are reduced with the finer selection, as shown by
results under ”U S”. Comparing the results under ”U S” against those obtained with only
Cmd and Sid selected, the complexity is significantly dropped. The same conclusion can be
drawn for S3 and S4.
From the above discussion, it is necessary to trace signals implementing Cmd and Sid
whenever possible, and trace as many signals implementing Tag as allowed to reduce the
complexity of the trace analysis even further. If Tag or Sid is not part of the design, we
recommend adding DFx circuitry to trace such information. In the above experiments, the
final execution scenarios under di↵erent signal selection, if available, contain the correct
number of flow instances initiated and the orderings among the flow instances, as generated
by the test environment, are correctly captured.
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Chapter 7: Mining Message Flows Using Recurrent Neural Networks
A big challenge in SoC validation is that well defined specifications are not always avail-
able in a desired form. This is because writing formal specification is time-consuming, and
it requires the developers have a comprehensive knowledge on the SoC design. Moreover,
as the complexity of the SoC design gradually increases, the connection between the origi-
nal specification (from design team) and the system behavior (from implementation team)
becomes imprecise and disjoint. The lack of formal specifications may lead to potential mis-
understandings of the design, and cause unintentional misbehavior to be implemented. It
also hinders the debug process since e↵ective debug requires well formed formal specifica-
tions. In order to overcome those challenges, an automatic system specification extraction
is crucial for e↵ective SoC validation.
In the literature, some existing methods [15, 16, 17, 18, 19, 20] allow extracting message
flow specifications from system execution traces. However, they are mainly designed for
software, and cannot be directly applied to SoC designs. In this chapter, we consider the
concurrent nature of SoC designs, where execution traces are results from executing a number
of message flows in parallel. In the proposed specification mining approach, the state-of-art
LSTM neural networks, which are e↵ective at capturing sequential dependencies, are trained
with the SoC execution traces. Subsequently, sequential patterns are automatically extracted
from the trained LSTM models, where message flow specifications can be formed from the
mined sequential patterns.
The contribution of this work is a novel sequential pattern mining framework that au-
tomatically extracts sequential patterns from inherently concurrent SoC execution traces.
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These patterns may be recurrent in individual traces, and repeat themselves in multiple
di↵erent traces. Even though the type of execution traces and the type of mined sequential
patterns are considered in separation in some previous work, to the best of our knowledge,
this is the first work that both features are considered for mining.
7.1 Related Work
Whereas numerous algorithms are proposed for inferring specifications from logs of se-
quential programs [15, 16, 17, 18, 19, 20], they are not specifically designed for concurrent
programs. Authors of [20] attempted to to extract assertions automatically by applying data
mining methodologies to silicon simulations traces. The authors go through several steps to
pre-process the low-level gate-level signal trace to event level and then analyze the sequential
dependencies among transaction events. This raised abstraction level speeds up the mining
process, and significantly improves the quality of the extracted assertions. The work in [19]
uses a similar concept and further raises the abstraction level to transaction level. This
approach employs symbolic execution for trace generation, thus allowing for generalized pa-
rameters of the mined pattern. However, both approaches cannot handle concurrency that
commonly exists in a complex SoC execution trace.
Some solutions are proposed to explore specification inference [65, 18, 66] from logs of
concurrent system. The CloudSeer proposed in [66] presents a specification inference ap-
proach that can be applied to anomaly detection. However, its workflow model construction
requires a log file with repeated executions of only one single task, which makes it infeasible
for silicon trace mining. For the same reason, solutions in [65, 18] are also limited. Another
similar approach, BaySpec [67], uses a dynamic mining approach to extracts formal speci-
fications from Bayesian models. Because most of the existing data mining approaches are
template based, they can only find known patterns. BaySpec e ciently solves the above
issue by using Bayesian networks to conduct robust and incremental learning. This solution,
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unfortunately, cannot be applied to silicon trace specification extraction because BaySpec
requires clean trace grouping (i.e., requires functional segmentation), as well as starting and
terminating events of each flow, which are hard to be obtained for SoC traces.
The work in [68] talks about an innovative workflow construction method that utilizes
Long Short-Term Memory (LSTM). The LSTM is a particular type of recurrent neural
network [69, 70] that captures the long-term dependencies in the training data. It treats
the software traces as natural language sequences, and processes them with deep neural
network models, from which sequential patterns are extracted and merged into set of work-
flows. Moreover, this solution allows construction of workflows (specifications) from the fully
trained neural network model in a clear format. However, such methodology cannot be di-
rectly applied to silicon traces for similar reason as mentioned above. Compared to the traces
generated from software executions, the silicon simulation traces contains only limited infor-
mation. As the result, the concurrent data from silicon traces cannot be e ciently handled
for pattern extraction using the same methodology in [68]. Some irrelevant patterns may
be mined from the concurrent data patterns, adding more noise to the extraction process.
Another interesting work in [71] applies state-of-art trace collection method and constructs
a Prefix Tree Acceptor (PTA). It then combines the features from both PTA and the neural
network model and eventually extracts the set of finite-state automatons describing features
of the software model.
7.2 Message Flows and Sequential Patterns
As discussed in the previous section, existing mining methods are not suitable for highly
concurrent SoC designs, which usually have multiple tasks executing in a interleaving way.
Traces generated by the SoC designs require special handling in order to accurately extract
the message flow specifications required by SoC validation. To address that problem, this
section presents a message flow mining approach considering the unique natures of SoC
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traces leveraging deep recurrent neural networks to capture sequential dependencies among
events several for pattern extraction. It also presents several trace processing techniques to
optimize the mining performance.
In SoC validation paradigm, the specification mining can be conducted at two levels as
described below.
• Fabric Level — Mine flow specifications such as CPU downstream write/read, etc.
Since the message flow specifications are implemented in hardware, mined patterns, if
valid, are invariant across di↵erent execution traces.
• Application Level — Mine patterns among flow specifications that hold across di↵er-
ent applications/tests. For example, the firmware loading flow should always happen
after the firmware authentication flow. Application level patterns are represented as
sequence of flows.
This section focuses only on the fabric level mining. The application-level mining will be
left as future work.
First, the sequential patterns considered in our mining framework is defined. A sequential
pattern p is a sequence of events such that
• Its length in terms of the number of events is at least two, and
• All its events are unique.
If ground truth patterns are known, we can define validity of mined sequential patterns
with respect to the ground truth patterns. A mined pattern pm is valid if there is a ground
truth (GT) pattern pt such that for every pair of events ei and ej in pm,
ei < ej in pm if ei < ej in pt.
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A mined pattern pm is invalid if it is not valid. Consider a simple example. Suppose that
pt and pm below are a ground truth pattern and a mined pattern, respectively. pm is valid
with respect to pt as sequential dependencies between any pair of events in pm also exists in
pt.
pm : (0, 13, 15, 23)
pt : (0, 8, 12,13,15,23, 24, 25)
Next, we show an interesting property that helps identify valid patterns from invalid
ones. This property captures the cause-e↵ect relation between two events, and it is based
on the following observation: any event in an execution trace is generated by a component
in a SoC design in reaction to an input event. The relation is referred to as the causality
property. Two events ei and ej satisfy the causality property if
ei.dest = ej.src.
Each execution in a message flow specifies a sequence of such relations. Therefore, for
a pattern to be valid, every two consecutive events in a mined pattern must satisfy the
causality property.
7.3 Mining Framework
Figure 7.1 shows the overview of the proposed mining framework. It accepts a set of SoC
execution traces, and mines sequential patterns from those traces in three consecutive stages
as described below.
7.3.1 Trace Processing
The behaviors of modern SoC designs are often highly concurrent, while multiple flows
can be executed simultaneously in an interleaving order. As a result, the causal dependencies
83
7/3/2019 Untitled Diagram.drawio
1/1
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Model Training
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Trace Slicing
SIZE 2 LSTM
MODEL
Set of Simulation Traces: 
......
 
Trace 
Slicing 
Sliced Trace: 
..... 
...... 
...... 
 
 
Train LSTM  
Model 
SIZE 3 LSTM
MODEL
input
extract
input
extract
SIZE L LSTM
MODEL
Post
Processing
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Pattern Extraction
Figure 7.1: Overview of the sequential pattern extraction approach architecture
among consecutive events are very low. It is common that two consecutive events with strong
sequential dependencies are from di↵erent flow instances, thus completely unrelated. This
may cause invalid patterns to be mined. To avoid such situation, this section describes
several trace processing methods to reduce the false dependencies among unrelated events.
During the trace processing stage, we first identify the set of M unique events and assign
an unique ID for each of them, ranging from 0 to M   1. An unique event is defined by
the combination of the static information (src, dest, cmd). Runtime information encoded
in events can be diverse, as it is highly dependent on the structure of the specific SoC
part the underlying event belongs to. When such runtime information becomes available,
the mining result can be greatly improved. However, to keep generality of our mining
framework, the only runtime information leveraged is the memory addresses encoded in
events. We propose to take advantage of such runtime information, and slice original traces
into subtraces where events become more correlated. Each subtrace is considered separately
from others. As a result, if two consecutive events are unrelated, they are likely to be assigned
to di↵erent subtraces, and the false dependencies introduced by them will be eliminated,
therefore exposing the true causal dependencies. The way we slice the long interleaved trace
is referred as trace slicing in this work. This process is nontrivial, as the types of data
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field available for each event varies depending on the specific architecture of the part of SoC
design they are located. Therefore, it is hard to precisely identify the flow instance an event
belongs to, let alone grouping events of the same flow instance into subtraces. This section
presents two slicing techniques.
7.3.1.1 Address-Based Trace Slicing
This technique considers the data field addr that is usually available for events generated
for memory related tasks. For example, the event of any downstream read or write flows
contains the target block address to be read or write. While multiple flow instances may
share the same target block address, events with the same addr are not guaranteed to be
from the same task. However, when events carries di↵erent addr values, they are always
irrelevant, thus can be separated. For example, assume there are 3 unique events (0, 1, 2),
and the following trace is obtained:
{{e1(10)}, {e2(10), e1(15)}, {e3(10), e2(15)}, {e1(15)}} (7.1)
Each bracket indicates the set of events executed at the same clock cycle, and the value inside
the parentheses indicates the value of their addr data filed. For example, e1(10) represents
the instance of event e1 with address 10. By separating events with di↵erent the addr values,
this trace is sliced into two subtraces, with their addr value being 10 and 15 respectively:
addr = 10 : {{e1}, {e2}, {e3}}
addr = 15 : {{e1}, {e2}, {e1}}
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7.3.1.2 Causality Slicing
This trace slicing technique considers the causality property discussed in Section 7.2 and
tries to group sequence of events based on their causal relationship. This algorithm starts
with an empty set st to hold subtraces. Then, it iterates through each individual event ex,
and check if it satisfy the causality property with any existing subtraces. Suppose a subtrace
(e0 . . . ei) and an event ej such that ei.dest = ej.src, then they satisfy the causal property,
and ej can be attached to the end of that subtrace. Otherwise, a new subtrace is created
with ej added as the the first event, and that new subtrace is then added the set st.
To illustrate the basic idea of causality slicing, we take a simple example trace ⇢, where
⇢ = (e0, e1, e2, e3)
The source and destination for each event is shown in Table 7.1.
Table 7.1: An example trace of four events
Event Src Dest
e0 A B
e1 D E
e2 B C
e3 E F
The destination of e0 matches with the source of e2. As the same way, e1 matches with
e3, forming to two subtraces, as shown below:
trace0 : (e0, e2)
trace1 : (e1, e3)
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This example shows the ideal scenario for the causality slicing. However, an event may
satisfy the causality property with multiple subtraces. When this situation happens, and
only limited information is available to determine the subtrace that event belongs to, the
causality slicing algorithm combines the satisfying subtraces into one, and add the event to
the combined subtrace. This is to maintain the original order of trace, and in the mean time
avoid introducing incorrect dependencies.
7.3.2 LSTM Training
Neural networks have shown its significant e↵ects in various fields in recent years. In this
dissertation, we explore the recurrent neural network (RNN), a special type of neural work
that is designed to capture sequential dependencies.
7.3.2.1 Architecture
In this dissertation we use a particular type of RNN called Long Short Term Memory
(LSTM) networks. LSTM is suitable for capturing sequential dependencies embedded in
silicon trace as it provides the ability to solve the ”long-term dependencies” compared to
the normal RNNs. The common LSTM unit is composed of a cell, an input gate, an output
gate and a forget gate. At each time stamp, a single LSTM block uses these gates to
decide the portions of the information to retain and update, and produce the new output
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ht for its connected block. Each LSTM unit contains a set of weights that controls how the
gate operate, Figure 7.2 shows the structure of a LSTM unit. And the training process of a
LSTM model is the process of assigning the proper value to the set of weights, using complex
complex algorithms. In this work we use the categorical cross-entropy loss to calculate the
model error and update the weight of each gate correspondingly during the training.
Figure 7.3 shows the overall structure of the proposed LSTM model. It is composed of
two hidden layers, an input layer and an output layer, using standard encoding-decoding
algorithms. Every layer contains a set of recurrent LSTM units. This dissertation uses one
unit for each type of unique event, hence every layer is constructed with M units, shown in
Figure 7.3. M is the total number of unique events in the training traces.
Given an input sequence S = (e0, e1 . . . eh), the input layer encodes each event into a one-
hot vector ~x. And the output layer decodes the final output into a probability distribution
using a standard multinomial logistic function. The probability distribution is represented
as a set of P [(eh+1 = e) | S] for each unique event e. Equivalently P [(eh+1 = e) | S] also
represents the probability of pattern (e0, . . . , eh, e).
88
7.3.2.2 Training
In the proposed approach, the patterns are grouped by their lengths (the numbers of
events in a pattern). We create a set of unique LSTM models, one for each separate pattern
type individually to allow for better mining accuracy. As the desired pattern types vary on
di↵erent SoC designs, this approach allows configurabilities of the types of patterns it needs
to mine. The required pattern types to mine can be specified by the debuggers based on
their understanding of the SoC design. Assume the user defines request patterns with length
ranging from 2 to q, then the proposed work will initiate (q  1) models. Each of the model
presented as Mw such that w is the input sequence size, and w ranges from 1 to q   1.
During the training process, each LSTM model Mw takes a set of training pairs in the
format of (S, ex) where S is the input training sequence of the LSTM model, and ex is the
expected event that should be fired right after, serving as the training label for input S. Let
⇢ be a sequence of k events as our training trace:
⇢ = (e0, e1 . . . ek)
Then the following training pairs are generated from ⇢ to train Mw:
{(e0 . . . ew 1), ew) . . . ((ek w . . . ek 1}, ek)}
We repeat this process for all LSTM models.
7.3.3 Pattern Extraction
After all LSTM models are properly trained, this work propose to extract patterns from
each model in an chained nature, as shown in Figure 7.1. We start with the model M1
that has the smallest input sequence length value of 1. This model takes one unique input
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sequence S of length 1 at a time, and generate the probability distributions P (S, e) for
each unique event e. P (S, e) represents the probability of event e being observed after
sequence S. Equivalently, it shows the probability of sequence (S, e). We define threshold
(represented as ✓) to be the minimum probability to characterize (S, e) as a pattern. Based
on this condition, the proposed work can extract a set of patterns after all input sequences
are considered. This process can be repeated for all LSTM models, where we consider
all sequence inputs, and extract patterns from the output. However, generating all input
sequences can be computational expensive as the input sequence length increases, leading
to potential space explosion. We propose to chain the LSTM models in an ascending order
with regard to their pattern length such that the extracted patterns in previous model is
used as the input of the next model. For model Mw with input sequence length being w,
its generated patterns (by concatenating the the input sequence and the one event output)
has length of w + 1, which is the same format of input sequence for model Mw+1. In this
way, any generated sequences with probability below the threshold is no longer considered,
reducing the computation cost of considering potentially incorrect sequences.
7.4 Experimental Results
To evaluate the presented framework, this experiment uses the same SoC design in Fig-
ure 6.1 executed with Test 1. We collect traces from 200 executions to train the LSTM
models. Each execution is fired with a di↵erent random seed to generate a set of diverse
traces. And these execution traces are used to train a set of LSTM models with di↵erent
pattern lengths. For this experiment, the maximal pattern length is set to be 8. This indi-
cates that 7 di↵erent LSTM models are trained. The training process is conducted on the
USF computer cluster with about 100 manycore GPU co-processors. The training process
of each model takes approximately 20  30 minutes.
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Figure 7.4: Mined patterns of original traces and sliced traces with di↵erent thresholds ✓
Figure 7.4 shows the results obtained using three di↵erent types of traces: the original
traces, address sliced traces, and causality sliced traces. And for each type of traces, we
experiment with four di↵erent thresholds: 0.2, 0.4, 0.6 and 0.8, each represented with a
di↵erent color in the figure. The definition of ✓ is the probability threshold for mining as
described in section 7.3.3. The x-axis represents the pattern lengths, and the y-axis shows
the numbers of mined patterns for each pattern length.
From the figure, it can be seen that the number of mined patterns significantly increases
after applying slicing techniques. Moreover, when ✓ = 0.8, no patterns can be extracted from
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the original trace, while both sliced traces generate over 100 patterns with di↵erent lengths.
It also shows that less number of patterns are mined as the threshold increases. Every time
the threshold increases by 0.2, the number of mined patterns from the original traces is
reduced by more than 50%. Such trend is also observed for the sliced traces, although with
lower reduction rates.
Table 7.2 and 7.3 show the detailed result for the original traces and causality sliced
traces, respectively, with the threshold ✓ = 0.2. We use V, IV, F, and NF to denote valid
patterns, invalid patterns, ground-truth patterns that are mined, and ground-truth patterns
that are not mined, respectively,
Comparison between Table 7.2 and Table 7.3 shows the significant e↵ect of trace slicing
techniques. The total number of valid patterns increase from 28 to 257. Notice that while the
trace slicing technique reduces the overall sequential dependencies considered by grouping
related events into separate subtraces, it increases the probability of the patterns mined from
Table 7.2: Mined patterns using the original traces with ✓ = 0.2
Length 2 3 4 5 6 7 8
V&F 21 6 1 0 0 0 0
IV&F 24 50 65 74 83 99 121
V&NF 97 140 139 130 118 88 44
Table 7.3: Mined patterns using the sliced traces with ✓ = 0.2
Length 2 3 4 5 6 7 8
V&F 56 45 36 34 39 32 19
IV&F 16 38 59 80 99 130 183
V&NF 62 101 104 96 79 56 25
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Table 7.4: Mined patterns after applying causality filtering
Length 2 3 4 5 6 7 8
V&F 56 45 36 34 39 32 19
New IV&F 4 14 21 31 37 44 66
V&NF 62 101 104 96 79 56 25
Table 7.5: Mined patterns after applying additional threshold
Length 2 3 4 5 6 7 8
V&F 79 80 70 57 57 42 23
IV&F 8 31 59 89 108 120 146
V&NF 39 66 50 73 61 46 21
the subtraces including both valid and invalid ones. As a result, while the causal dependencies
among the sliced traces become stronger, leading to more valid patterns being discovered, the
numbers of invalid patterns mined also increases. Such e↵ect is shown by the bold number
for the increased valid patterns and red (italic) number for the increased invalid patterns.
Table 7.3, showing the best result obtained by now, reveals two issues. First, the number
of the invalid patterns is relatively high, especially for patterns with longer lengths. Second,
the valid patterns mined are a small subset of overall mined patterns. We propose to address
these issues with the following techniques:
7.4.1 Causality Filtering
This technique considers the causality property explained Section 7.2, and eliminates pat-
terns that contain at least one consecutive event pair with no causal dependencies. Table 7.4
shows the new IV&F (in bold font) after this filtering technique is applied to the previous
result in Table 7.3. It can be seen that more than 50% of invalid patterns are removed while
the numbers of other types of patterns remain the same.
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7.4.2 Additional Threshold for Model Input Generation
To avoid generating invalid patterns, the proposed approach conducts threshold filtering
at every step. In this way, not only the patterns with probability below the threshold is
eliminated, but also any longer patterns containing such patterns are no longer considered.
However, this approach fails to consider the case where a low probability pattern could be
a sub-pattern of another pattern with a high probability. To avoid such situation, we only
consider the patterns above the threshold as valid. Also, a lower threshold ✓0 is used to
generate inputs for the next model to extract longer patterns. Such change allows more
patterns to be considered for each model, while still maintains the quality of the extracted
patterns (with the same threshold). Table 7.5 shows the results of applying the new threshold
✓0 = 0.05. Compared to Table 7.4, the numbers of valid patterns increases by 147 in total.
However, as more inputs are considered on each step, it also mines more invalid patterns as
shown by the red (italic) numbers in row 4.
7.4.3 Initiating Event Filtering
As discussed in section 7.2, a valid pattern represents the dependencies among certain
events in a flow specification. For each execution of a flow, multiple valid patterns could
be mined. However, there exists one valid pattern that completely matches the execution,
thus covering all dependencies in all other mined patterns for that particular flow. For this
specific experiment, there are 58 such patterns implemented in the SoC design, including
4 patterns that contains 2 events, 10 patterns containing 5 events, and 44 patterns with
its length being 8. This section discusses a techniques that can be applied to extract such
patterns for each flow.
According to the definition in 3.1, a flow execution is presented as a sequence of event
firings from the initial state to the end state. As a result, an execution of any flow always
satisfies two conditions: (1) it is activated by an initiating event; (2) it ends with a termi-
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nation event. If those starting/terminating events can be identified from execution traces,
we can limit the scope of valid patterns to be mined. In this work we propose to extract
the start events from the execution traces. Given a trace ⇢, we first collect the set of unique
events included. And for each event e, we find its first appearance in the trace. Then we
iterate through all events occurred before event e’s first appearance. If there exist no event
ej such that e.src = ej.dest, implying the causal relationships between e and ej, then e is
an start event. We apply the same process to all traces and collect a set of starting events.
Using this set of starting events, we are able to filter out patterns that are not initiated
by the starting events. Notice that the filtered patterns are not necessary incorrect. Some
of them are subsequences of longer patterns that are correct. We do not consider such
patterns in this situation because we only want to find the longest pattern that covering
all dependencies in all other mined patterns for each particular flow. This technique is
able to filter all invalid patterns, and it helps us to extract 30 patterns out of 58 ground
truth patterns. It includes 2 two events patterns, 5 four events patterns and 23 eight events
pattern.
7.5 Limitations
As discussed in the previous section, this work su↵ers from two problems. First, the
numbers of the invalid patterns is relatively high, especially for patterns with longer lengths.
Second, the valid patterns mined only are a small subset of overall mined patterns. The
main cause behind this inaccurate mining result is the intrinsic concurrent nature of the SoC
traces. While the execution traces of an SoC are results from executing a number of message
flows in parallel, it is highly likely two consecutive messages in such trace is completely
unrelated. This introduces a lot of incorrect dependencies, leading to invalid patterns being
mined. Moreover, the weak causal dependencies among the SoC traces makes it harder to
capture the valid patterns.
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We proposed several trace processing techniques in this dissertation in order to increase
the causal dependencies of each trace, and were able to generate some promising results.
However, this issue still persists and future works need to be done to further improve the
quality of the mining result.
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Chapter 8: Conclusion and Future Work
This dissertation describes a communication-centric framework that enables a more e -
cient system-level post-silicon debug for complex SoC designs. It enables system-level com-
munication behavior reconstruction from partially observed silicon traces. This framework
includes three main components. First, it includes an o↵-chip trace analysis method which
infers possible scenarios about internal executions of message flows corresponding to an ob-
served silicon trace that is possibly incomplete and lossy. For post-silicon debug, the flow
execution scenarios produced by our method can provide some more structured information
on system operations, which is more understandable to system validators. This information,
combined with debugger’s insight, can greatly help to locate design defects more easily as
well as provide a measurement of validation coverage. Moreover, this proposed framework
returns a set of flow events that cannot be mapped to any scenario which can be used to
decide whether the specifications are correctly implemented by the SUD.
Secondly, the proposed framework includes an on-chip communication monitoring in-
frastructure that enables detection and o✏oading of communication transactions on-the-fly
during the SoC execution. It shows great e↵ects on enhancing the SoC observability as well
as assisting the e cient and accurate trace analysis. Then, it implemented a communica-
tion event selection method that is designed to choose a subset of debug-critical events for
more e↵ective observation of a set of message flows. This o↵-chip event selection approach
helps to capture comprehensive information, thus allowing for a better understanding of the
communications among components during system execution.
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We demonstrate the framework with experiments on a cycle-accurate and pin-accurate
multicore SoC prototype. Experimental results show promising e↵ects of the proposed de-
bugging framework. In the meantime, it shows that the on-chip monitoring infrastructure
incurs very little overhead in area and logic complexity.
Additionally, this dissertation proposes an approach that automatically extracts message
flow specifications from SoC transaction-level traces. Comprehensive and well defined specifi-
cations are the foundation of the above trace analysis framework and many other SoC design
activities. This approach develops several trace processing techniques and hides concurrency
in SoC execution traces while preserving essential sequential dependencies. It utilizes the
innovative LSTM models to capture sequential dependencies in the traces. We apply this
approach on the executions traces of a non-trivial multicore SoC prototype and evaluate the
quality of mined specifications. It is demonstrated that the trained neural network model
has a high correct rate on mining the message flow specifications integrated in an SoC design.
8.1 Future Works
In the future, we plan to perform in-depth studies on using the described framework on
SoC designs with diverse interconnects and further optimize the framework to o↵er higher
observability with reduced hardware overhead.
Due to limited observability, our proposed approach may derive a large number of di↵erent
flow execution scenarios for a given signal trace. One of the promising but barely explored
research field is trace coalescing. Trace coalescing aims to infer, from a combined set of traces
under di↵erent observabilities, a more comprehensive and accurate flow execution scenario,
such to facilitate debug and error scenario construction. While it is hard to observe all
essential information in one execution run due to the hardware overhead, the DfD features
commonly exist for silicon allows flexible configurability of what to observe. Moreover, post-
silicon execution is orders of magnitude faster compared pre-silicon simulation. As a result,
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multiple traces of di↵erent aspects of a system run can be easily obtained during post-silicon
debug for trace coalescing. In the future, we plan to explore the the e↵ects of trace coalescing
and evaluate its e↵ect on the trace analysis result.
Insights from system validators can also help to eliminate some false scenarios due to the
partial observability. An interesting future direction is the formalization of the validators’
insights using temporal logic on flows so that the validators can express their intents more
precisely and concisely.
For the flow mining approach, we plan to explore di↵erent trace slicing techniques to
enable better mining result. A potential future direction is to consider more data fields
that are available for each events, thus to group related traces more precisely, reducing the
incorrect dependencies in the original traces. Moreover, we plan to consider the causality
property during the training process. That is, the LSTM model will be trained only on input
sequences that satisfy the causality property. This also helps eliminate false dependencies in
the traces. We also plan to extend the mining approach to application level where we mine
the dependencies among di↵erent specifications.
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Appendix A: Protocol Specifications in Message Sequence Chart Provided by
GEM5
Figure A.1: Flow sequence chart of write operation when requested data is not included in
Dcache.
Figure A.2: Flow sequence chart of write operation when XCache has the exclusive right of
requested data.
Figure A.3: Flow sequence chart of write operation when requested data is shared by
another component.
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Figure A.4: Flow sequence chart of read operation when XCache has the exclusive right of
requested data.
Figure A.5: Flow sequence chart of read operation when requested data is shared by
another component.
Figure A.6: Flow sequence chart of read operation when requested data is not present in
the Cache.
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Appendix B: Protocol Specification in LPNs Provided by GEM5
msg0 : ( CPU1, icache1 , writeReq)
msg1 : ( dcache1, Bus , readExreq )
msg2 : ( Bus, dcahce2 , readExreq)
msg3 : ( dcache2, cpu2 , readExreq)
msg4 : ( Bus, icahce2 , readExreq)
msg5 : ( icache2, cpu2 , readExreq)
msg6 : ( Bus, icahce1 , readExreq)
msg7 : ( dcache1, cpu1 , readExreq)
msg8 : ( Bus, Memory , readExreq)
msg9 : ( true )
msg10 : ( Memory, Bus, readExres)
msg11 : ( icache2, Bus , readExres)
msg12 : ( Bus, dcache1, readExres)
msg13 : ( icache1, CPU1 , writeRes)
msg14 : ( icache1, CPU1 , writeRes)
msg15 : ( dcache1, Bus, UpgradeReq)
msg16 : ( Bus, icahce2 , UpgradeReq)
msg17 : ( Bus, Memory , UpgradeReq)
msg18 : ( icache2, Bus , UpgradeRes)
msg19 : ( Bus, dcache1 , UpgradeRes)
msg20 : ( icache1, CPU1 , writeRes)
Figure B.1: Flow specification of a cache coherent write operation initiated from CPU1 to
instruction cache.
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msg0 : ( CPU1, icache1 , ReadReq)
msg1 : ( dcache1, Bus , StoreCondreq )
msg2 : ( Bus, icahce2 , StoreCondreq)
msg3 : ( icache2, cpu2 , StoreCondreq)
msg4 : ( Bus, dcahce2 , StoreCondreq)
msg5 : ( dcache2, cpu2 , StoreCondreq)
msg6 : ( Bus, dcahce1 , StoreCondreq)
msg7 : ( icache1, cpu1 , StoreCondreq)
msg8 : ( Bus, Memory , StoreCondreq)
msg9 : ( true )
msg10 : ( Memory, Bus , ReadRes)
msg11 : ( icache2, Bus , ReadRes)
msg12 : ( Bus, dcache1 , ReadRes)
msg13 : ( icache1, CPU1 , ReadRes)
msg14 : ( icache1, CPU1 , ReadRes)
Figure B.2: Flow specification of a cache coherent read operation initiated from CPU1 to
instruction cache.
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msg0 : ( CPU1, dcache1 , ReadReq)
msg1 : ( dcache1, CPU1 , ReadRes)
msg2 : ( icache1, Bus , LoadLockedreq )
msg3 : ( Bus, dcahce2 , LoadLockedreq)
msg4 : ( dcache2, cpu2 , LoadLockedreq)
msg5 : ( Bus, icahce2 , LoadLockedreq)
msg6 : ( icache2, cpu2 , LoadLockedreq)
msg7 : ( Bus, dcahce1 , LoadLockedreq)
msg8 : ( icache1, cpu1 , LoadLockedreq)
msg9 : ( Bus, Memory , LoadLockedreq)
msg10 : ( true )
msg11 : ( Memory, Bus , ReadRes)
msg12 : ( icache2, Bus , ReadRes)
msg13 : ( Bus, icache1 , ReadRes)
msg14 : ( dcache1, CPU1 , ReadRes)
Figure B.3: Flow specification of a cache coherent read operation initiated from CPU1 to
data cache.
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Appendix C: Protocol Specification in Message Sequence Charts for the RTL
Model
Figure C.1: CPU write when cache has exclusive right of the requested data.
Figure C.2: CPU write when data only exist in the other CPU’s cache
Figure C.3: CPU write when requested data only reside in Memory
Figure C.4: Cache send write back request to Memory
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Figure C.5: CPU read when cache has exclusive right of the requested data.
Figure C.6: CPU read when data only exist in the other CPU’s cache
Figure C.7: CPU read when requested data only reside in Memory
The read and write protocols in RTL model are very similar to what we used in GEM5
simulator. However, the command name used here is di↵erent.
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Appendix D: Protocol Specification in LPNs for the RTL Model
There will be 3 protocols in total: read , write and write back protocol. All the write
operations are implemented in protocol presented in Figure D.2. When the request activate
cache coherent protocol, like in Figure C.2, it will end in state17. The rest will end in state9.
All read operations are implemented in protocol presented in Figure D.3. Specification
in Figure C.6 will end in state17. The rest of the specification without activating cache
coherence protocol end in state9.
msg1 : ( Cache1, Bus , wb )
msg2 : ( Bus, Memory , wb)
msg3 : ( Memory, Bus , wb)
Figure D.1: Flow specification of a cache write back operation initiated from Cache1.
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msg1 : ( CPU1, Cache1 , wt)
msg2 : ( Cache1, CPU1 , wt )
msg3 : ( Bus, Cache2 , snp)
msg4 : ( Cache2, Bus , snp)
msg5 : ( Bus, Memory , wt)
msg6 : ( Memory, Bus , wt)
msg7 : ( Bus, Cache1 , wt)
msg8 : ( Bus, Cache1 , wt)
msg9 : ( Cache1, CPU1 , wt)
msg10 : ( Cache1, CPU1 , wt)
msg11 : ( Cache1, CPU1 , wt)
Figure D.2: Flow specification of a cache coherent write operation initiated from CPU1 to
Cache.
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msg1 : ( CPU1, Cache1 , rd)
msg2 : ( Cache1, Bus , rd )
msg3 : ( Bus, Cache2 , snp)
msg4 : ( Cache2, Bus , snp)
msg5 : ( Bus, Memory , rd)
msg6 : ( Memory, Bus , rd)
msg7 : ( Bus, Cache1 , rd)
msg8 : ( Bus, Cache1 , rd)
msg9 : ( Cache1, CPU1 , rd)
msg10 : ( Cache1, CPU1 , rd)
msg11 : ( Cache1, CPU1 , rd)
Figure D.3: Flow specification of a cache coherent read operation initiated from CPU1 to
Cache.
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